- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374037 > ADSP-21020BG-100 (ANALOG DEVICES INC) 32/40-Bit IEEE Floating-Point DSP Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | ADSP-21020BG-100 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類(lèi)： | 數(shù)字信號(hào)處理 |
| 英文描述： | 32/40-Bit IEEE Floating-Point DSP Microprocessor |
| 中文描述： | 48-BIT, 25 MHz, OTHER DSP, CPGA223 |
| 封裝： | CERAMIC, PGA-223 |
| 文件頁(yè)數(shù)： | 25/32頁(yè) |
| 文件大小： | 425K |
| 代理商： | ADSP-21020BG-100 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)當(dāng)前第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)
ADSP-21020
REV. C
–25–
Capacitive Loading
Output delays are based on standard capacitive loads: 100 pF
on address, select, page and strobe pins, and 50 pF on all others
(see Figure 14). For different loads, these timing parameters
should be derated. See the Hardware Configuration chapter of
the
ADSP-21020 User’s Manual
for further information on
derating of timing specifications.
Figures 16 and 17 show how the output rise time varies with
capacitance. Figures 18 and 19 show how output delays vary
with capacitance. Note that the graphs may not be linear outside
the ranges shown.
10
0
200
3
1
50
2
25
6
4
5
7
8
9
175
150
125
100
75
LOAD CAPACITANCE – pF
R
1
2
9.18
1.46
1.31
NOTES:
(1) OUTPUT PINS BG, TIMEXP
(2) OUTPUT PINS PMD47–0, DMD39–0, FLAG3–0
3.95
Figure 16. Typical Output Rise Time vs. Load
Capacitance (at Maximum Case Temperature)
0
200
3
1
50
2
25
4
175
125
100
75
150
LOAD CAPACITANCE – pF
R
1
2
3.59
3.00
1.33
0.85
NOTES:
(1) OUTPUT PINS PMA23–0, PMS1–0, PMPAGE, DMA31–0, DMS3–0, DMPAGE, TDO
(2) OUTPUT PINS PMRD, PMWR, DMRD, DMWR
π
Figure 17. Typical Output Rise Time vs. Load
Capacitance (at Maximum Case Temperature)
10
–2
200
4
NOMINAL
50
2
25
8
6
175
125
100
75
150
1
2
11.19
5.34
–1.86
– 0.89
LOAD CAPACITANCE – pF
O
NOTES:
(1) OUTPUT PINS BG, TIMEXP
(2) OUTPUT PINS PMD47–0, DMD39–0, FLAG3–0
12
Figure 18. Typical Output Delay or Hold vs. Load
Capacitance (at Maximum Case Temperature)
–3
200
NOMINAL
–2
50
–1
25
3
1
2
175
150
125
100
75
1
2
2.99
2.27
– 1.70
– 2.24
LOAD CAPACITANCE – pF
O
NOTES:
(1) OUTPUT PINS PMA23–0, PMS1–0, PMPAGE, DMA31–0, DMS3–0, DMPAGE, TDO
(2) OUTPUT PINS PMRD, PMWR, DMRD, DMWR
Figure 19. Typical Output Delay or Hold vs. Load
Capacitance (at Maximum Case Temperature)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP2184 | 16 A SPDT MINIATURE POWER RELAY |
| ADSP2185 | DSP Microcomputer |
| ADSP2186 | DSP Microcomputer |
| ADT14 | Circular Connector; No. of Contacts:61; Series:LJT07R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:25; Circular Contact Gender:Socket; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:25-61 |
| ADT14GP | Circular Connector; No. of Contacts:61; Series:LJT07R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:25; Circular Contact Gender:Socket; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:25-61 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21020BG-120 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:32/40-Bit IEEE Floating-Point DSP Microprocessor |
| ADSP-21020BG-80 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:32/40-Bit IEEE Floating-Point DSP Microprocessor |
| ADSP-21020KG-100 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:32/40-Bit IEEE Floating-Point DSP Microprocessor |
| ADSP-21020KG-133 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:32/40-Bit IEEE Floating-Point DSP Microprocessor |
| ADSP-21020KG-60 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。