參數(shù)資料
型號(hào)： ADSP-2101BG-100
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 63/64頁(yè)
文件大?。?/td> 0K
描述： IC DSP CONTROLLER 16BIT 68PGA
標(biāo)準(zhǔn)包裝： 1
系列： ADSP-21xx
類型： 定點(diǎn)
接口： 同步串行端口（SSP）
時(shí)鐘速率： 25MHz
非易失內(nèi)存： 外部
芯片上RAM： 6kB
電壓 - 輸入/輸出： 5.00V
電壓 - 核心： 5.00V
工作溫度： -40°C ~ 85°C
安裝類型： 通孔
封裝/外殼： 68-BEPGA
供應(yīng)商設(shè)備封裝： 68-PGA（27.89x27.89）
包裝： 托盤(pán)
ADSP-21xx
–8–
REV. B
A clock output signal (CLKOUT) is generated by the processor,
synchronized to the processor’s internal cycles.
Reset
The RESET
signal initiates a complete reset of the ADSP-21xx.
The RESET signal must be asserted when the chip is powered
up to assure proper initialization. If the RESET signal is applied
during initial power-up, it must be held long enough to allow
the processor’s internal clock to stabilize. If RESET is activated
at any time after power-up and the input clock frequency does
not change, the processor’s internal clock continues and does
not require this stabilization time.
The power-up sequence is defined as the total time required for
the crystal oscillator circuit to stabilize after a valid VDD is
applied to the processor and for the internal phase-locked loop
(PLL) to lock onto the specific crystal frequency. A minimum of
2000 tCK cycles will ensure that the PLL has locked (this does
not, however, include the crystal oscillator start-up time).
During this power-up sequence the RESET signal should be
held low. On any subsequent resets, the RESET signal must
meet the minimum pulse width specification, tRSP.
To generate the RESET signal, use either an RC circuit with an
external Schmidt trigger or a commercially available reset IC.
(Do not use only an RC circuit.)
Table IV. ADSP-21xx Pin Definitions
Pin
# of
Input /
Name(s)
Pins
Output
Function
Address
14
O
Address outputs for program, data and boot memory.
Data
1
24
I/O
Data I/O pins for program and data memories. Input only for
boot memory, with two MSBs used for boot memory addresses.
Unused data lines may be left floating.
RESET
1
I
Processor Reset Input
IRQ2
1
I
External Interrupt Request #2
BR
2
1
I
External Bus Request Input
BG
1
O
External Bus Grant Output
PMS
1
O
External Program Memory Select
DMS
1
O
External Data Memory Select
BMS
1
O
Boot Memory Select
RD
1
O
External Memory Read Enable
WR
1
O
External Memory Write Enable
MMAP
1
I
Memory Map Select Input
CLKIN, XTAL
2
I
External Clock or Quartz Crystal Input
CLKOUT
1
O
Processor Clock Output
VDD
Power Supply Pins
GND
Ground Pins
SPORT0
3
5
I/O
Serial Port 0 Pins (TFS0, RFS0, DT0, DR0, SCLK0)
SPORT1
5
I/O
Serial Port 1 Pins (TFS1, RFS1, DT1, DR1, SCLK1)
or Interrupts & Flags:
IRQ0
(RFS1)
1
I
External Interrupt Request #0
IRQ1
(TFS1)
1
I
External Interrupt Request #1
FI (DR1)
1
I
Flag Input Pin
FO (DT1)
1
O
Flag Output Pin
FL2–0 (ADSP-2111 Only)
3
O
General Purpose Flag Output Pins
Host Interface Port
(ADSP-2111 Only)
HSEL
1
I
HIP Select Input
HACK
1
O
HIP Acknowledge Output
HSIZE
1
I
8/16-Bit Host Select (0 = 16-Bit, 1 = 8-Bit)
BMODE
1
I
Boot Mode Select (0 = Standard EPROM Booting, 1 = HIP Booting)
HMD0
1
I
Bus Strobe Select (0 = RD/WR, 1 = RW/DS)
HMD1
1
I
HIP Address/Data Mode Select (0 = Separate, 1 = Multiplexed)
HRD
/HRW
1
I
HIP Read Strobe or Read/Write Select
HWR
/HDS
1
I
HIP Write Strobe or Host Data Strobe Select
HD15–0/HAD15-0
16
I/O
HIP Data or HIP Data and Address
HA2/ALE
1
I
Host Address 2 Input or Address Latch Enable Input
HA1–0/Unused
2
I
Host Address 1 and 0 Inputs
NOTES
1Unused data bus lines may be left floating.
2BR must be tied high (to V
DD) if not used.
3ADSP-2105 does not have SPORT0. (SPORT0 pins are No Connects on the ADSP-2105.)
相關(guān)PDF資料
PDF描述
VI-B2Z-CX-F4 CONVERTER MOD DC/DC 2V 30W
DSEP30-06BR DIODE 600V 30A ISOPLUS247
TAJY107M016Y CAP TANT 100UF 16V 20% 2917
VI-B2Z-CW-F3 CONVERTER MOD DC/DC 2V 40W
ADSP-21061LKB-160 IC DSP CONTROLLER 32BIT 225BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-2101BG-40 制造商:Rochester Electronics LLC 功能描述:- Bulk
ADSP-2101BG-50 制造商:Analog Devices 功能描述:
ADSP-2101BG-66 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2100 Family DSP Microcomputers
ADSP-2101BG-80 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2100 Family DSP Microcomputers
ADSP-2101BGZ-100 制造商:Analog Devices 功能描述:DSP FIX PT 16BIT 25MHZ 25MIPS 68CPGA - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*