- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223311 > ADS8422IBPFBR (TEXAS INSTRUMENTS INC) 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PQFP48 PDF資料下載
參數(shù)資料
| 型號： | ADS8422IBPFBR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PQFP48 |
| 封裝： | 9 X 9 MM, GREEN, PLASTIC, TQFP-48 |
| 文件頁數(shù)： | 13/28頁 |
| 文件大?。?/td> | 1310K |
| 代理商： | ADS8422IBPFBR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
www.ti.com
Reading Data
RESET
SLAS512B – JUNE 2006 – REVISED DECEMBER 2006
PRINCIPLES OF OPERATION (continued)
Conversions are initiated by bringing the CONVST pin low for a minimum of 20 ns (after the 20 ns minimum
requirement has been met, the CONVST pin can be brought high). The converter switches from sample to hold
mode on the falling edge of the CONVST command. A clean and low jitter falling edge of this signal is important
to the performance of the converter. The BUSY pin is brought high immediately following CONVST going low.
BUSY stays high through the conversion process and returns low when the conversion has ended and data is
available on the DB pins. Once the conversion is started, it cannot be stopped except with an asynchronous
RESET (or a logical PD1).
If CONVST is detected high at the end of conversion, the device immediately enters sampling mode and the
analog input is connected to the CDAC. Otherwise, the CDAC is connected to the analog input only when
CONVST goes high. The high duration of CONVST should be at least 100 ns. There is no maximum high pulse
duration specification for CONVST.
The ADS8422 outputs full parallel data in 2’s complement format as shown in Table 1. The parallel output is
active when CS and RD are both low. There is a minimal quiet zone requirement around the falling edge of
CONVST. This is 30 ns prior to the falling edge of CONVST and 10 ns after the falling edge. No data read
should be attempted within this zone. Any other combination of CS and RD three-states the parallel output.
BYTE is used for multi-word read operation. BYTE is used whenever lower bits on the bus are output on the
higher byte of the bus. Refer to Table 1 for ideal output codes.
Table 1. Ideal Input Voltages and Output Codes
DESCRIPTION
ANALOG VALUE
DIGITAL OUTPUT 2'S COMPLIMENT
Full scale range
2Vref
Least significant bit (LSB)
2Vref)/65536
BINARY CODE
HEX CODE
+Full scale
(+Vref) –
0111 1111 1111 1111
7FFF
Midscale
0 V
0000 0000 0000 0000
0000
Midscale – 1 LSB
0 V –
1111 1111 1111 1111
FFFF
-Full scale
–Vref+
1000 0000 0000 0000
8000
The output data can be read as a full 16-bit word on pins DB15 – DB0 (MSB-LSB) if BYTE is low.
The result may also be read on an 8-bit bus for convenience. This is done by using only pins DB15-DB8. In this
case two reads are necessary: the first as before, leaving BYTE low and reading the 8 most significant bits on
pins DB15-DB8, then bringing BYTE high. When BYTE is high, the low bits (D7-D0) appear on pins DB15-DB8.
These multi-word read operations can be performed with a multiple active (toggling) RD signal or with the RD
signal tied low for simplicity.
Table 2. Conversion Data Read Out
DATA READ OUT
BYTE
PINS
DB15–DB8
DB7–DB0
High
D7 - D0
All One's
Low
D15 - D8
D7 - D0
RESET/PD1 is an asynchronous active low input signal. Maximum RESET/PD1 low time is 0.5
s to avoid ADC
powerdown. Current conversion is aborted no later than 20 ns after the converter is in reset mode. The
converter returns to normal operation mode no later than 20 ns after the RESET/PD1 input is brought high (see
The converter provides two power saving options: ADC powerdown (using pin 38, PD1) and analog output
powerdown (PD2).
20
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-2189NBSTZ-320 | 16-Bit, 80MIPS, 1.8V, 2 Serial Ports, Host Port, 192KB RAM; Package: 100 ld LQFP; No of Pins: 100; Temperature Range: Ind |
| ADSP-2189NKCAZ-320 | 16-Bit, 80MIPS, 1.8V, 2 Serial Ports, Host Port, 192KB RAM; Package: CHIP SCALE BGA; No of Pins: 144; Temperature Range: Comm. |
| ADSP-2189NKSTZ-320 | 16-Bit, 80MIPS, 1.8V, 2 Serial Ports, Host Port, 192KB RAM; Package: 100 ld LQFP; No of Pins: 100; Temperature Range: Comm. |
| ADSP-2191MBCAZ-140 | 16-bit Fixed-Point DSP, 160 MIPS, 160K bytes RAM; Package: CHIP SCALE BGA; No of Pins: 144; Temperature Range: Ind |
| ADSP-2191MBSTZ-140 | 16-bit Fixed-Point DSP, 160 MIPS, 160K bytes RAM; Package: 144 ld LQFP (20x20mm); No of Pins: 144; Temperature Range: Ind |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS8422IBPFBRG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16 Bit MSPS Parallel ADC w/Ref RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS8422IBPFBT | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16 Bit MSPS Parallel ADC w/Ref RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS8422IBPFBTG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16 Bit MSPS Parallel ADC w/Ref RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS8422IPFBR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit 4MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS8422IPFBRG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit 4MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。