- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17083 > ADS8412EVM (Texas Instruments)EVALUATION MODULE FOR ADS8412 PDF資料下載
參數(shù)資料
| 型號： | ADS8412EVM |
| 廠商： | Texas Instruments |
| 文件頁數(shù)： | 13/30頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVALUATION MODULE FOR ADS8412 |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Basics |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 2M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 輸入范圍： | 0 ~ 4.096 V |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 175mW @ 2MSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | ADS8412 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | ADS8412IPFBTG4-ND - IC ADC 16BIT 2MSPS 48-TQFP ADS8412IPFBRG4-ND - IC ADC 16BIT 2MSPS 48-TQFP ADS8412IPFBR-ND - IC ADC 16BIT 2MSPS 48-TQFP ADS8412IBPFBTG4-ND - IC ADC 16BIT 2MSPS 48-TQFP ADS8412IBPFBRG4-ND - IC ADC 16BIT 2MSPS 48-TQFP ADS8412IBPFBR-ND - IC ADC 16BIT 2MSPS 48-TQFP 296-15255-6-ND - IC ADC 16BIT 2MSPS 48-TQFP 296-15254-6-ND - IC ADC 16BIT 2MSPS 48-TQFP 296-15254-2-ND - IC ADC 16BIT 2MSPS 48-TQFP 296-15255-2-ND - IC ADC 16BIT 2MSPS 48-TQFP 更多... |
| 其它名稱： | 296-18385 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
www.ti.com
PRINCIPLES OF OPERATION
REFERENCE
ANALOG INPUT
ADS8412
SLAS384A – JUNE 2003 – REVISED DECEMBER 2004
The ADS8412 is a high-speed successive approximation register (SAR) analog-to-digital converter (ADC). The
architecture is based on charge redistribution, which inherently includes a sample/hold function. See Figure 29
for the application circuit for the ADS8412.
The conversion clock is generated internally. The conversion time of 400 ns is capable of sustaining a 2-MHz
throughput.
The analog input is provided to two input pins: +IN and –IN. When a conversion is initiated, the differential input
on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are
disconnected from any internal function.
The ADS8412 can operate with an external reference with a range from 3.9 V to 4.2 V. A 4.096-V internal
reference is included. When internal reference is used, pin 2 (REFOUT) should be connected to pin 1 (REFIN)
with an 0.1 F decoupling capacitor and 1 F storage capacitor between pin 2 (REFOUT) and pins 47 and 48
(REFM) (see Figure 33). The internal reference of the converter is double buffered. If an external reference is
used, the second buffer provides isolation between the external reference and the CDAC. This buffer is also
used to recharge all of the capacitors of the CDAC during conversion. Pin 2 (REFOUT) can be left unconnected
(floating) if external reference is used.
When the converter enters the hold mode, the voltage difference between the +IN and -IN inputs is captured on
the internal capacitor array. Both +IN and -IN input has a range of –0.2 V to Vref + 0.2 V. The input span(+IN –
(–IN)) is limited to –Vref to Vref.
The input current on the analog inputs depends upon a number of factors: sample rate, input voltage, and source
impedance. Essentially, the current into the ADS8412 charges the internal capacitor array during the sample
period. After this capacitance has been fully charged, there is no further input current. The source of the analog
input voltage must be able to charge the input capacitance (25 pF) to an 16-bit settling level within the acquisition
time (100 ns) of the device. When the converter goes into the hold mode, the input impedance is greater than 1
G
.
Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, the
+IN and –IN inputs and the span (+IN – (–IN)) should be within the limits specified. Outside of these ranges, the
converter's linearity may not meet specifications. To minimize noise, low bandwidth input signals with low-pass
filters should be used.
Care should be taken to ensure that the output impedance of the sources driving +IN and –IN inputs are
matched. If this is not observed, the two inputs could have different setting time. This may result in offset error,
gain error and linearity error which varies with temperature and input voltage.
A typical input circuit using TI's THS4503 is shown Figure 31. Input from a single-ended source may be
converted into differential signal for ADS8412 as shown in the figure. In case the source itself is differential then
THS4503 may be used in differential input and differential output mode.
20
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RSC07DRTH-S13 | CONN EDGECARD 14POS .100 EXTEND |
| VE-BTK-EY | CONVERTER MOD DC/DC 40V 50W |
| GCC07DRXS-S734 | CONN EDGECARD 14POS DIP .100 SLD |
| RMC07DRTH-S13 | CONN EDGECARD 14POS .100 EXTEND |
| GEC30DRYN-S13 | CONN EDGECARD 60POS .100 EXTEND |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS8412IBPFBR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16 Bit 2MSPS Parallel RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS8412IBPFBRG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16 Bit 2MSPS Parallel RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS8412IBPFBT | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16 Bit 2MSPS Parallel RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS8412IBPFBT | 制造商:Texas Instruments 功能描述:IC ADC 16BIT 2MSPS ((NW)) |
| ADS8412IBPFBTG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16 Bit 2MSPS Parallel RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。