<li id="1wkq2"></li><dfn id="1wkq2"><listing id="1wkq2"><pre id="1wkq2"></pre></listing></dfn>
<li id="1wkq2"></li>
      1. <label id="1wkq2"></label>
      2. 收藏本站
        • 您好,
          買賣IC網(wǎng)歡迎您。
        • 請登錄
        • 免費注冊
        • 我的買賣
        • 新采購0
        • VIP會員服務(wù)
        • [北京]010-87982920
        • [深圳]0755-82701186
        • 網(wǎng)站導航
        發(fā)布緊急采購
        • IC現(xiàn)貨
        • IC急購
        • 電子元器件
        VIP會員服務(wù)
        • 您現(xiàn)在的位置:買賣IC網(wǎng) > PDF目錄374027 > ADR425AR-REEL7 (ANALOG DEVICES INC) Ultraprecision Low Noise, 2.048 V/2.500 V/ 3.00 V/5.00 V XFET Voltage References PDF資料下載
        參數(shù)資料
        型號: ADR425AR-REEL7
        廠商: ANALOG DEVICES INC
        元件分類: 基準電壓源/電流源
        英文描述: Ultraprecision Low Noise, 2.048 V/2.500 V/ 3.00 V/5.00 V XFET Voltage References
        中文描述: 1-OUTPUT THREE TERM VOLTAGE REFERENCE, 5 V, PDSO8
        封裝: MS-012AA, SOIC-8
        文件頁數(shù): 12/16頁
        文件大?。?/td> 223K
        代理商: ADR425AR-REEL7
        第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁
        REV. B
        –12–
        A
        DR420/ADR421/ADR423/ADR425
        THEORY OF OPERATION
        The ADR42x series of references uses a new reference generation
        technique known as XFET (eXtra implanted junction FET).
        This technique yields a reference with low supply current, good
        thermal hysteresis, and exceptionally low noise. The core of the
        XFET reference consists of two junction field-effect transistors
        (JFET), one of which has an extra channel implant to raise its
        pinch-off voltage. By running the two JFETs at the same drain
        current, the difference in pinch-off voltage can be amplified and
        used to form a highly stable voltage reference.
        The intrinsic reference voltage is around 0.5 V with a negative
        temperature coefficient of about
        –
        120 ppm/
        °
        C. This slope is
        essentially constant to the dielectric constant of silicon and can
        be closely compensated by adding a correction term generated
        in the same fashion as the proportional-to-temperature (PTAT)
        term used to compensate bandgap references. The big advantage
        over a bandgap reference is that the intrinsic temperature
        coefficient is some thirty times lower (therefore requiring less
        correction), resulting in much lower noise since most of the
        noise of a bandgap reference comes from the temperature
        compensation circuitry.
        Figure 1 shows the basic topology of the ADR42x series. The
        temperature correction term is provided by a current source with a
        value designed to be proportional to absolute temperature. The
        general equation is:
        V
        G
        V
        R
        I
        OUT
        P
        PTAT
        =
        ×
        ×
        (
        )
        1
        (1)
        where
        G
        is the gain of the reciprocal of the divider ratio,
        V
        P
        is
        the difference in pinch-off voltage between the two JFETs, and
        I
        PTAT
        is the positive temperature coefficient correction current.
        ADR42x are created by on-chip adjustment of R2 and R3 to
        achieve 2.048 V or 2.500 V at the reference output respectively.
        V
        IN
        *
        GND
        V
        OUT
        ADR42x
        I
        PTAT
        V
        OUT
        = G( V
        P
        –
        R1 I
        PTAT
        )
        *
        EXTRA CHANNEL IMPLANT
        V
        P
        R1
        R3
        R2
        I
        1
        I
        1
        Figure 1. Simplified Schematic
        Device Power Dissipation Considerations
        The ADR42x family of references is guaranteed to deliver load
        currents to 10 mA with an input voltage that ranges from 4.5 V
        to 18 V. When these devices are used in applications at higher
        current, users should account for the temperature effects due to
        the power dissipation increases with the following equation:
        T
        P
        T
        D
        A
        A
        J
        J
        =
        ×
        +
        θ
        (2)
        where
        T
        J
        and
        T
        A
        are the junction and ambient temperatures,
        respectively,
        P
        D
        is the device power dissipation, and
        θ
        J
        A
        is the
        device package thermal resistance.
        Basic Voltage Reference Connections
        Voltage references, in general, require a bypass capacitor
        connected from V
        OUT
        to GND. The circuit in Figure 2
        illustrates the basic configuration for the ADR42x family of
        references. Other than a 0.1
        μ
        F capacitor at the output to help
        improve noise suppression, a large output capacitor at the
        output is not required for circuit stability.
        10 F
        TOP VIEW
        (Not to Scale)
        8
        7
        6
        5
        1
        2
        3
        4
        NIC = NO INTERNAL CONNECTION
        TP = TEST PIN
        DO NOT CONNECT)
        TP
        NIC
        TP
        NIC
        OUTPUT
        ADR42x
        0.1 F
        TRIM
        0.1 F
        +
        V
        IN
        Figure 2. Basic Voltage Reference Configuration
        Noise Performance
        The noise generated by the ADR42x family of references is
        typi
        cally less than 2
        μ
        V p-p over the 0.1 Hz to 10 Hz band
        for
        ADR420, ADR421, and ADR423. TPC 22 shows the 0.1
        Hz to
        10 Hz noise of the ADR421, which is only 1.75
        μ
        V p-p.
        The noise
        measurement is made with a bandpass filter made of
        a
        2-pole high-pass filter with a corner frequency at 0.1 Hz and
        a 2-pole low-pass filter with a corner frequency at 10 Hz.
        Turn-On Time
        Upon application of power (cold start), the time required for the
        output voltage to reach its final value within a specified error
        band is defined as the turn-on settling time. Two components
        normally associated with this are the time for the active circuits
        to settle, and the time for the thermal gradients on the chip to
        stabilize. TPC 29 through TPC 33, inclusive, show the turn-on
        settling time for the ADR421.
        APPLICATIONS SECTION
        OUTPUT ADJUSTMENT
        The ADR42x trim terminal can be used to adjust the output voltage
        over a
        ±
        0.5% range. This feature allows the system designer to
        trim system errors out by setting the reference to a voltage other
        than the nominal. This is also helpful if the part is used in a system
        at temperature to trim out any error. Adjustment of the output has
        negligible effect on the temperature performance of the device.
        To avoid degrading temperature coefficient, both the
        trimming
        potentiometer and the two resistors need to be low
        temperature
        coefficient types, preferably <100 ppm/
        °
        C.
        OUTPUT
        V
        O
        = 0.5%
        10k
        (ADR420)
        15k
        (ADR421)
        R1
        470k
        R2
        V
        IN
        GND
        V
        O
        TRIM
        ADR42x
        INPUT
        Rp
        10k
        Figure 3. Output Trim Adjustment
        相關(guān)PDF資料
        PDF描述
        ADR425ARM-REEL7 Ultraprecision Low Noise, 2.048 V/2.500 V/ 3.00 V/5.00 V XFET Voltage References
        ADR421AR Ultraprecision Low Noise, 2.048 V/2.500 V/ 3.00 V/5.00 V XFET Voltage References
        ADR421AR-REEL7 Ultraprecision Low Noise, 2.048 V/2.500 V/ 3.00 V/5.00 V XFET Voltage References
        ADR421ARM-REEL7 Ultraprecision Low Noise, 2.048 V/2.500 V/ 3.00 V/5.00 V XFET Voltage References
        ADR421BR Ultraprecision Low Noise, 2.048 V/2.500 V/ 3.00 V/5.00 V XFET Voltage References
        相關(guān)代理商/技術(shù)參數(shù)
        參數(shù)描述
        ADR425ARZ 功能描述:IC VREF SERIES PREC 5V 8-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 電壓基準 系列:XFET® 標準包裝:3,000 系列:- 基準類型:旁路,精度 輸出電壓:3V 容差:±0.5% 溫度系數(shù):100ppm/°C 輸入電壓:- 通道數(shù):1 電流 - 陰極:82µA 電流 - 靜態(tài):- 電流 - 輸出:15mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:6-TSSOP(5 引線),SC-88A,SOT-353 供應(yīng)商設(shè)備封裝:SC-70-5 包裝:帶卷 (TR) 其它名稱:296-20888-2
        ADR425ARZ 制造商:Analog Devices 功能描述:IC VOLT REF
        ADR425ARZ-REEL7 功能描述:IC VREF SERIES PREC 5V 8-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 電壓基準 系列:XFET® 標準包裝:2,000 系列:- 基準類型:旁路,可調(diào)節(jié),精度 輸出電壓:1.24 V ~ 16 V 容差:±0.5% 溫度系數(shù):- 輸入電壓:1.24 V ~ 16 V 通道數(shù):1 電流 - 陰極:100µA 電流 - 靜態(tài):- 電流 - 輸出:20mA 工作溫度:-40°C ~ 85°C 安裝類型:通孔 封裝/外殼:TO-226-3、TO-92-3(TO-226AA)成形引線 供應(yīng)商設(shè)備封裝:TO-92-3 包裝:帶卷 (TR)
        ADR425BR 功能描述:IC VREF SERIES PREC 5V 8-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 電壓基準 系列:XFET® 標準包裝:3,000 系列:- 基準類型:旁路,精度 輸出電壓:5V 容差:±0.5% 溫度系數(shù):100ppm/°C 輸入電壓:- 通道數(shù):1 電流 - 陰極:80µA 電流 - 靜態(tài):- 電流 - 輸出:15mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:TO-236-3,SC-59,SOT-23-3 供應(yīng)商設(shè)備封裝:SOT-23-3 包裝:帶卷 (TR) 其它名稱:LM4040CIM3-5.0MLTRLM4040CIM3-5.0MLTR-ND
        ADR425BR-REEL7 功能描述:IC VREF SERIES PREC 5V 8-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 電壓基準 系列:XFET® 標準包裝:3,000 系列:- 基準類型:旁路,精度 輸出電壓:5V 容差:±0.5% 溫度系數(shù):100ppm/°C 輸入電壓:- 通道數(shù):1 電流 - 陰極:80µA 電流 - 靜態(tài):- 電流 - 輸出:15mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:TO-236-3,SC-59,SOT-23-3 供應(yīng)商設(shè)備封裝:SOT-23-3 包裝:帶卷 (TR) 其它名稱:LM4040CIM3-5.0MLTRLM4040CIM3-5.0MLTR-ND
        發(fā)布緊急采購,3分鐘左右您將得到回復(fù)。

        采購需求

        (若只采購一條型號,填寫一行即可)

        發(fā)布成功!您可以繼續(xù)發(fā)布采購。也可以進入我的后臺,查看報價

        發(fā)布成功!您可以繼續(xù)發(fā)布采購。也可以進入我的后臺,查看報價

        *型號 *數(shù)量 廠商 批號 封裝
        添加更多采購

        我的聯(lián)系方式

        *
        *
        *
        • VIP會員服務(wù) |
        • 廣告服務(wù) |
        • 付款方式 |
        • 聯(lián)系我們 |
        • 招聘銷售 |
        • 免責條款 |
        • 網(wǎng)站地圖

        感谢您访问我们的网站,您可能还对以下资源感兴趣:

        三级特黄60分钟在线观看,美女在线永久免费网站,边吃奶边摸下很爽视频,娇妻在厨房被朋友玩得呻吟`

        <rt id="ea6v3"></rt>

      3. <label id="ea6v3"><legend id="ea6v3"><li id="ea6v3"></li></legend></label>

            <span id="ea6v3"><small id="ea6v3"><rt id="ea6v3"></rt></small></span>