參數(shù)資料
型號： ADP3204
廠商： Analog Devices, Inc.
元件分類： 基準電壓源/電流源
英文描述： 3-Phase IMVP-II and IMVP-III Core Controller for Mobile CPUs
中文描述： 三相IMVP的，IMVP的第二和第三的核心控制器，用于移動CPU
文件頁數(shù)： 4/16頁
文件大?。?/td> 1315K
代理商： ADP3204
REV. 0
–4–
ADP3204
NOTES
1
All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods.
2
Two test conditions: 1) PWRGD is OK but forced to fail by applying an out-of-the-Core Good-window voltage (V
COREFB, BAD
= 1.0 V at V
VID
= 1.25 V setting) to the
COREFB pin right after the moment that
BOM
or DPRSLP is asserted/de-asserted. PWRGD should not fail immediately only with the specified blanking delay
time. 2) PWRGD is forced to fail (V
COREFB, BAD
= 1.0 V at V
VID
= 1.25 V setting) but gets into the Core Good-window (V
COREFB, GOOD
= 1.25 V) right after the moment
that
BOM
or DPRSLP is asserted/de-asserted. PWRGD should not go high immediately only with the specified blanking delay time.
3
Guaranteed by design
4
Measured from 50% of VID code transition amplitude to the point where V
DACOUT
settles within
±
1% of its steady state value.
5
Measured between DACRAMP and DACOUT pins.
6
40 mVpp amplitude impulse with 20 mV overdrive. Measured from the input threshold intercept point to 50% of the output voltage swing.
7
Measured between the 30% and 70% points of the output voltage swing.
8
DPRSLP circuit meets the minimum 30 ns DPRSLPVR signal assertion requirement; guaranteed by design.
9
COREFB pin has a resistor divider to GND whose resistance is 41.3 k (typ), guaranteed by design.
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
SHIFT SETTING
Battery-Shift Current
I
RAMPB
, I
CS+B
V
VID
= 1.25 V
I
BSHIFT
= –100
μ
A,
BOM
= L
DPSLP
= H
–92.5
–100
–107.5
mA
Battery-Shift Reference Voltage
V
BSHIFT
V
DAC
V
Deep Sleep-Shift Current
I
RAMPD
, I
CS+D
V
VID
= 1.25 V
I
DSHIFT
= –100
μ
A,
BOM
= H
DPSLP
= L
–92.5
–100
–107.5
mA
Deep Sleep-Shift Reference
Voltage
Deeper Sleep-Shift Current
V
DSHIFT
V
DAC
V
I
REGDPR
I
COREFBDPR8
I
DPRSHIFT
= –100
μ
A, DPRSLP = H
V
VID
= 1.25 V,
I
DPRSHIFT
= –100
μ
A,
DPRSLP = H
–90
110
–100
130
–110
150
μ
A
μ
A
Deeper Sleep-Shift Reference
Voltage
V
DPRSHIFT
V
DAC
V
SHIFT CONTROL INPUTS
BOM
Threshold
(CMOS Input)
DPSLP
Threshold
(CMOS Input)
DPRSLP Mode Threshold
8
(CMOS Input)
V
BOM
V
CC
/2
V
V
DSLP
V
CC
/2
V
V
DPRSLP
V
CC
/2
V
LOW SIDE DRIVE CONTROL
Output Voltage (CMOS Output)
V
DRVLSD
DPRSLP = H
DPRSLP = L
DPRSLP = H, V
DRVLSD
= 1.5 V
DPRSLP = L, V
DRVLSD
= 1.5 V
0
0.7 V
CC
+0.4
–0.4
0.4
V
CC
V
V
mA
mA
Output Current
I
DRVLSD
OVER/REVERSE VOLTAGE
PROTECTION CORE FEEDBACK
Overvoltage Threshold
Reverse-Voltage Threshold
Output Current
(Open-Drain Output)
V
COREFB, OVP9
V
COREFB, RVP9
I
CLAMP
V
COREFB
V
COREFB
V
COREFB
= 2.2 V, V
CLAMP
= 1.5 V
V
COREFB
= V
DAC
, V
CLAMP
= 1.5 V
2.0
–0.3
V
V
μ
A
mA
10
2
6
相關PDF資料
PDF描述
ADP3204JCP 3-Phase IMVP-II and IMVP-III Core Controller for Mobile CPUs
ADP3204JCP-REEL 3-Phase IMVP-II and IMVP-III Core Controller for Mobile CPUs
ADP3204JCP-REEL7 3-Phase IMVP-II and IMVP-III Core Controller for Mobile CPUs
ADP3205 Multiphase IMVP-IV Core Controller for Mobile CPUs
ADP3300ART-27 Circular Connector; No. of Contacts:7; Series:; Body Material:Aluminum Alloy; Connecting Termination:Solder; Connector Shell Size:20; Circular Contact Gender:Socket; Circular Shell Style:Cable Receptacle; Insert Arrangement:20-15 RoHS Compliant: No
相關代理商/技術參數(shù)
參數(shù)描述
ADP3204JCP 制造商:AD 制造商全稱:Analog Devices 功能描述:3-Phase IMVP-II and IMVP-III Core Controller for Mobile CPUs
ADP3204JCP-REEL 制造商:Analog Devices 功能描述:
ADP3204JCP-REEL7 制造商:Rochester Electronics LLC 功能描述:3 PHASE PEAK/PEAK DC/DC MODE CONTROLLER - Tape and Reel
ADP3205 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiphase IMVP-IV Core Controller for Mobile CPUs
ADP3205AJCPZ-R 制造商:ON Semiconductor 功能描述:ADP3205AJCPZ-REEL
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*