VCC = 3.0 V to 3.6 V; R
參數(shù)資料
型號: ADN4667WARZ-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 11/16頁
文件大?。?/td> 0K
描述: IC DRVR DIFF LVDS QUAD 16SOIC
標準包裝: 1,000
系列: *
ADN4667
Data Sheet
Rev. B | Page 4 of 16
AC CHARACTERISTICS
VCC = 3.0 V to 3.6 V; RL = 100 ; CL1 = 15 pF to GND; all specifications TMIN to TMAX, unless otherwise noted. All typical values are given
for VCC = +3.3 V, TA = +25°C.
Table 2.
Parameter2
Min
Typ
Max
Unit
Conditions/Comments3, 4
Differential Propagation Delay, High to Low, t
PHLD
0.5
0.9
1.7
ns
Differential Propagation Delay, Low to High, t
PLHD
0.5
1.2
1.7
ns
Differential Pulse Skew |t
PHLD tPLHD|, tSKD1
0
0.3
0.4
ns
Channel-to-Channel Skew, t
SKD2
0
0.4
0.5
ns
Differential Part-to-Part Skew, t
SKD3
0
1.0
ns
Differential Part-to-Part Skew, t
SKD4
0
1.2
ns
Rise Time, t
r
0.5
1.5
ns
Fall Time, t
f
0.5
1.5
ns
Disable Time High to Inactive, t
PHZ
2
5
ns
Disable Time Low to Inactive, t
PLZ
2
5
ns
Enable Time Inactive to High, t
PZH
3
7
ns
Enable Time Inactive to Low, t
PZL
3
7
ns
Maximum Operating Frequency, f
MAX
200
250
MHz
1 C
L includes probe and jig capacitance.
2 AC parameters are guaranteed by design and characterization.
3 Generator waveform for all tests unless otherwise specified: f = 50 MHz, Z
O = 50 Ω, tr ≤ 1 ns, and tf ≤ 1 ns.
4 All input voltages are for one channel unless otherwise specified. Other inputs are set to GND.
5 t
SKD1 = |tPHLD tPLHD| is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the
same channel.
6 t
SKD2 is the differential channel-to-channel skew of any event on the same device.
7 t
SKD3, differential part-to-part skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification
applies to devices at the same VCC and within 5°C of each other within the operating temperature range.
8 t
SKD4, part-to-part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices over recommended operating
temperatures and voltage ranges, and across process distribution. tSKD4 is defined as |maximum minimum| differential propagation delay.
9 f
MAX generator input conditions: tr = tf < 1 ns (0% to 100%), 50% duty cycle, 0 V to 3 V. Output criteria: duty cycle = 45% to 55%, VOD > 250 mV, all channels switching.
Test Circuits and Timing Diagrams
Figure 2. Test Circuit for Driver VOD and VOS
Figure 3. Test Circuit for Driver Propagation Delay and Transition Time
07032-
002
RL/2
DIN
DOUT+
DOUT–
VCC
VOS
VOD
DRIVER IS ENABLED
V
07032-
003
CL
DIN
DOUT+
DOUT–
DRIVER IS
ENABLED
NOTES
1. CL INCLUDES LOAD AND TEST JIG CAPACITANCE.
SIGNAL
GENERATOR
VCC
50
相關(guān)PDF資料
PDF描述
ADN4668ARZ-REEL7 IC RCVR LVDS DIFF 4CH 16SOIC
ADN4690EBRZ IC INTERFACE TXRX
ADN4693EBRZ-RL7 IC TXRX MLVDS 200MBPS 14SOIC
ADN4695EBRZ-RL7 IC TXRX MLVDS 100MBPS 14SOIC
ADN4697EBRZ IC RCVR LVDS 2CH 14SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADN4668 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V LVDS Quad CMOS Differential Line Receiver
ADN4668ARUZ 功能描述:IC RCVR LVDS DIFF 4CH 16TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 產(chǎn)品培訓模塊:RS-232 & USB Transceiver 標準包裝:2,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):1/1 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SSOP(0.209",5.30mm 寬) 供應商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:296-19849-2
ADN4668ARUZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V LVDS Quad CMOS Differential Line Receiver
ADN4668ARUZ-REEL7 功能描述:IC RCVR LVDS DIFF 4CH 16TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 標準包裝:121 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):1/1 規(guī)程:RS422,RS485 電源電壓:3 V ~ 3.6 V 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應商設(shè)備封裝:10-DFN(3x3) 包裝:管件
ADN4668ARUZ-REEL71 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V LVDS Quad CMOS Differential Line Receiver