- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄2140 > ADMP521ACEZ-RL7 (Analog Devices Inc)IC MEMS MICROPHONE ULTRA LN 5LGA PDF資料下載
參數(shù)資料
| 型號(hào)： | ADMP521ACEZ-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 2/17頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC MEMS MICROPHONE ULTRA LN 5LGA |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 系列： | ADMP521 |
| 類型： | MEMS（硅） |
| 輸出類型： | 數(shù)字 |
| 方向： | 全向 |
| 頻率范圍： | 100Hz ~ 16kHz |
| 靈敏度： | -26dB ±3dB |
| 信噪比： | 65dB |
| 電壓 - 額定： | 1.8 ~ 3.3V |
| 電流 - 電源： | 1.2mA |
| 端口位置： | 底部 |
| 密封等級(jí)： | 無(wú) |
| 端子： | 焊盤(pán) |
| 尺寸/尺寸： | 0.157" L x 0.118" W（4.00mm x 3.00mm） |
| 高度（最大）： | 0.043"（1.10mm） |
| 形狀： | 矩形 |
| 包裝： | 帶卷 (TR) |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
Data Sheet
ADMP521
Rev. A | Page 9 of 16
CONNECTING PDM MICROPHONES
A PDM output microphone is typically connected to a codec with
a dedicated PDM input. This codec separately decodes the left
and right channels and filters the high sample rate modulated data
back to the audio frequency band. This codec also generates the
clock for the PDM microphones or is synchronous with the source
that is generating the clock. See the Applications Information
section for additional details on connecting the ADMP521 to
Analog Devices, Inc., audio codecs with a PDM input. Figure 11
and Figure 12 show mono and stereo connections of the
ADMP521 and a codec. The mono connection shows an
ADMP521 set to output data on the right channel. To output on
the left channel, tie the L/R SELECT pin to VDD instead of GND.
CLOCK OUTPUT
CODEC
0.1F
1.8V TO 3.3V
GND
L/R SELECT
DATA
ADMP521
CLK
VDD
DATA INPUT
10141-
014
Figure 11. Mono PDM Microphone (Right Channel) Connection to Codec
CLOCK OUTPUT
CODEC
0.1F
1.8V TO 3.3V
GND
L/R SELECT
DATA
ADMP521
CLK
VDD
DATA INPUT
0.1F
1.8V TO 3.3V
GND
L/R SELECT
DATA
ADMP521
CLK
VDD
10141-
015
Figure 12. Stereo PDM Microphone Connection to Codec
capacitor. Place this capacitor as close to VDD as the printed circuit
board (PCB) layout allows.
Do not use a pull-up or pull-down resistor on the PDM data signal
line because it can pull the signal to an incorrect state during the
period that the signal line is tristated.
The DATA signal does not need to be buffered in normal use when
the ADMP521 microphone(s) is placed close to the codec on the
PCB. If the ADMP521 needs to drive the DATA signal over a long
cable (>15 cm) or other large capacitive load, a digital buffer may
be needed. Only use a signal buffer on the DATA line when one
microphone is in use or after the point where two microphones
have been connected (see Figure 13). The DATA output of each
microphone in a stereo configuration cannot be individually
buffered because the two buffer outputs cannot drive a single signal
line. If a buffer is used, take care to select one with low propagation
delay so that the timing of the data connected to the codec is not
corrupted.
When long wires are used to connect the codec to the ADMP521,
a 100 Ω source termination resistor may be used on the clock
output of the codec instead of a buffer to minimize signal over-
shoot or ringing. Depending on the drive capability of the codec
clock output, a buffer may still be needed, as shown in Figure 13.
CLOCK OUTPUT
CODEC
DATA
ADMP521
CLK
DATA INPUT
DATA
CLK
10141-
016
Figure 13. Buffered Connection Between Stereo ADMP521s and a Codec
SLEEP MODE
The microphone enters sleep mode when the clock frequency falls
below 1 kHz. In this mode, the microphone data output is in a
high impedance state. The current consumption in sleep mode
is less than 1 A.
The ADMP521 enters sleep mode within 1 ms of the clock
frequency falling below 1 kHz. The microphone wakes up from
sleep mode in 32,768 cycles after the clock becomes active. With a
3.072 MHz clock, the microphone wake time is 10.7 ms; for a
2.4 MHz clock, the microphone wake time is 13.7 ms.
START-UP
The start-up time of the ADMP521 from when the clock is
active is the same time as the waking from sleep time. The
microphone starts up 32,768 cycles after the clock is active.
OBSOLETE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADN2890ACP-RL7 | IC AMP LIM 16LFCSP |
| ADN2891ACPZ-500RL7 | IC AMP LIM 16LFCSP |
| ADN2892ACPZ-500RL7 | IC AMP LIM 16LFCSP |
| ADR827BRMZ-REEL7 | IC OPAMP GP R-R 1MHZ LP 10MSOP |
| ADTL084ARZ-REEL7 | IC OPAMP JFET 5MHZ QUAD 14SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADMP522ACEZ-RL7 | 制造商:InvenSense Inc 功能描述:MIC MEMS DIGITAL OMNI -26DB 制造商:Analog Devices 功能描述:MICROPHONE 2 CH LGA_CAV-5 制造商:Analog Devices 功能描述:MICROPHONE, 2 CH , LGA_CAV-5 制造商:Analog Devices 功能描述:+/- 1dB Sens PDM-o/pt 65dB SNR MEMS MI 制造商:Analog Devices 功能描述:MEMS MICROPHONE, 1.62V-3.63V, LGA-5, IC Function:MEMS Microphone, Brief Features:-, Supply Voltage Min:1.62V, Supply Voltage Max:3.63V, Operating Temperature Min:-40C, Operating Temperature Max:85C, Digital IC Case Style:LGA |
| ADMP621 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Wide Dynamic Range Microphone with PDM Digital Output |
| ADMP621ACEZ-RL | 制造商:AD 制造商全稱:Analog Devices 功能描述:Wide Dynamic Range Microphone with PDM Digital Output |
| ADMP621ACEZ-RL7 | 制造商:Analog Devices 功能描述:MICROPHONE, 2 CH , LGA_CAV-5 |
| ADMP803JCEZ-RL | 制造商:Analog Devices 功能描述:IC MEMS OMNI MICHROPHONE SMD 制造商:Analog Devices 功能描述:Hearing aid low noise |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。