
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
a
ADM9690
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700
World Wide Web Site: http://www.analog.com
Fax: 617/326-8703
Analog Devices, Inc., 1997
Power Supply and Watchdog Tmer
Monitoring Circuit
FUNCT IONAL BLOCK DIAGRAM
WATCHDOG
TRANSITION
DETECTOR
V
CC
V
MON
OSC SEL1
OSC SEL2
RESET(2)
TIMER
RESET(1)
TIMER
4.40V
ADM9690
RESET(1)
RESET(2)
WATCHDOG
INPUT (WDI)
GND
WATCHDOG
TIMEBASE
FEATURES
Precision Voltage Monitor (4.40 V)
Watchdog Timeout Monitor
Selectable Watchdog Timeout—0.75 ms, 1.5 ms,
12.5 ms, 25 ms
Two RESET Outputs
APPLICATIONS
Microprocessor Systems
Computers
Printers
Controllers
Intelligent Instruments
GE NE RAL DE SCRIPT ION
T he ADM9690 contains a voltage monitoring comparator and a
watchdog timer monitor. It is designed to monitor the 5 V
power supply to a microprocessor and the microprocessor opera-
tion via a watchdog function.
T he voltage monitoring comparator monitors the voltage on
V
MON
. If it drops outside tolerance, as will happen during a
power-fail, two reset signals are generated. Both reset signals go
active (low) simultaneously. T hey will remain active while
V
MON
is below the threshold, and for 50 ms (
RESET(1)
) or
60 ms (
RESET(2)
) after V
MON
climbs above the reset thresh-
old.
RESET(1)
is intended to provide a power-on reset signal
for the
μ
P while
RESET(2)
is used to hold additional circuitry
in a reset state until the
μ
P has regained control following a
power-up.
T he watchdog timer monitoring circuit is designed to monitor
the activity on the WDI input. T his input is normally connected
to an output line on the
μ
P. Its function is to check that the
microprocessor has not stalled in an infinite loop. If there is a
period of inactivity for the watchdog timeout period, both reset
outputs are activated. As above,
RESET(1)
remains low for
50 ms while
RESET(2)
remains low for an additional 10 ms.
T he watchdog timer is restarted when
RESET(1)
goes inactive.
T he actual watchdog timeout period is adjustable using two
select inputs SEL1 and SEL2.
T he ADM9690 is available in an 8-lead SOIC package. It is
specified over the industrial temperature range.