參數(shù)資料
型號(hào): ADM1069ACP-REEL7
廠商: Analog Devices, Inc.
英文描述: SUPER SEQUENCER-TM WITH MARGINING CONTROL AND AUXILIARY ADC INPUTS
中文描述: 超時(shí)序與裕度控制以及輔助ADC輸入商標(biāo)
文件頁(yè)數(shù): 5/32頁(yè)
文件大?。?/td> 626K
代理商: ADM1069ACP-REEL7
Preliminary Technical Data
ADM1069
Parameter
Conversion Time
Offset Error
Input Noise
BUFFERED VOLTAGE OUTPUT DACs
Resolution
Code 0x80 Output Voltage
Rev. PrB | Page 5 of 32
Min
Typ
0.44
84
0.25
8
Max
±2
Unit
ms
ms
LSB
LSB
rms
Bits
Test Conditions/Comments
One conversion on one channel
All 8 channels selected, 16x averaging enabled
V
REFIN
= 2.048 V
Direct input (no attenuator)
4 DACs are individually selectable for centering on
one of four output voltage ranges
Same range, independent of center point
Endpoint corrected
Sourcing Current, I
REFOUTMA X
= -200μA
Sinking Current, I
REFOUTMA X
= 100μA
Per mA
DC
100 mV step in 20 ns with 50 pF load
No load
Sourcing current, I
DACnMAX
= 100 μA
Sinking current, I
DACnMAX
= 100 μA
Capacitor required for decoupling, stability
Per 100 μA
DC
I
OH
= 0
I
OH
= 1μA
2 V < V
OH
< 7 V
V
PU
(pull-up to VDDCAP or V
PN
) = 2.7 V, I
OH
= 0.5 mA
V
PU
to V
pn
= 6.0 V, I
OH
= 0 mA
V
PU
≤ 2.7 V, I
OH
= 0.5 mA
I
OL
= 20 mA
Maximum sink current per PDO pin
Maximum total sink for all PDOs
Internal pull-up
Current load on any VPn pull-ups, that is, total
source current available through any number of
PDO pull-up switches configured onto any one
V
PDO
= 14.4 V
All on-chip time delays derived from this clock
Range 1
Range 2
Range 3
Range 4
Output Voltage Range
LSB Step Size
INL
DNL
Gain Error
Load Regulation
Maximum Load Capacitance
Settling Time into 50 pF Load
Load Regulation
PSRR
0.592
0.796
0.996
1.246
2.043
1
11
10.5
2.4
V
PU
0.3
0
0.6
0.8
1
1.25
601.25
2.36
-4
2
2.5
60
40
2.048
0.25
0.25
2
60
500
12.5
12
20
20
0.603
0.803
1.003
1.253
±0.75
±0.4
1
50
2
2.053
14
13.5
4.5
0.50
20
60
2
V
V
V
V
mV
mV
LSB
LSB
%
mV
mV
pF
μs
mV
dB
dB
V
mV
mV
μF
mV
dB
k
V
V
μA
V
V
V
V
mA
mA
k
mA
REFERENCE OUTPUT
Reference Output Voltage
Load Regulation
Minimum Load Capacitance
Load Regulation
PSRR
PROGRAMMABLE DRIVER OUTPUTS
High Voltage (Charge Pump) Mode (PDO1–6)
Output Impedance
V
OH
I
OUTAVG
Standard (Digital Output) Mode (PDO1–8)
V
OH
V
OL
I
OL2
I
SINK
2
R
PULL-UP
I
SOURCE
(VPn)
2
Three-State Output Leakage Current
Oscillator Frequency
90
100
10
110
μA
kHz
相關(guān)PDF資料
PDF描述
ADM1070 -48 V Hot Swap Controller
ADM1070ART -48 V Hot Swap Controller
ADM1072ARQ Dual, USB 2.0 Full/Standby Power Controller with Supply Steering
ADM1085 Simple Sequencers in 6-Lead SC70
ADM1085AKS-REEL7 Simple Sequencers in 6-Lead SC70
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADM1069ACPZ 功能描述:IC SUPERVISOR/SEQ PROG 40LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:Super Sequencer® 其它有關(guān)文件:STM6717 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 類型:多壓監(jiān)控器 監(jiān)視電壓數(shù)目:2 輸出:開(kāi)路漏極或開(kāi)路集電極 復(fù)位:低有效 復(fù)位超時(shí):最小為 600 ms 電壓 - 閥值:1.11V,3.075V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A,SOT-753 供應(yīng)商設(shè)備封裝:SOT-23-5 包裝:Digi-Reel® 產(chǎn)品目錄頁(yè)面:1194 (CN2011-ZH PDF) 其它名稱:497-7019-6
ADM1069ACPZ-REEL 功能描述:IC SUPERVISOR/SEQ PROG 40LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:Super Sequencer® 標(biāo)準(zhǔn)包裝:1 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:開(kāi)路漏極或開(kāi)路集電極 復(fù)位:高有效 復(fù)位超時(shí):- 電壓 - 閥值:1.8V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:6-TSOP(0.059",1.50mm 寬)5 引線 供應(yīng)商設(shè)備封裝:5-TSOP 包裝:剪切帶 (CT) 其它名稱:NCP301HSN18T1GOSCT
ADM1069ACPZ-REEL7 功能描述:IC SUPERVISOR/SEQ PROG 40LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:Super Sequencer® 標(biāo)準(zhǔn)包裝:1 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:開(kāi)路漏極或開(kāi)路集電極 復(fù)位:高有效 復(fù)位超時(shí):- 電壓 - 閥值:1.8V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:6-TSOP(0.059",1.50mm 寬)5 引線 供應(yīng)商設(shè)備封裝:5-TSOP 包裝:剪切帶 (CT) 其它名稱:NCP301HSN18T1GOSCT
ADM1069ARTZ 制造商:Analog Devices 功能描述:SUPER SEQUENCER - Tape and Reel
ADM1069AST 制造商:Analog Devices 功能描述:Volt Supervisor Sequencer 2.7V to 5.4V 32-Pin LQFP