- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1898 > ADM1025ARQZ-R7 (ON Semiconductor)IC MONITOR SYS/VOLT 5CH 16QSOP PDF資料下載
參數(shù)資料
| 型號： | ADM1025ARQZ-R7 |
| 廠商： | ON Semiconductor |
| 文件頁數(shù)： | 6/19頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MONITOR SYS/VOLT 5CH 16QSOP |
| 產(chǎn)品變化通告： | MFG CHG Notification ADI to ON Semi Product Obsolescence 11/Feb/2009 |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 應(yīng)用： | PC，PDA |
| 接口： | I²C |
| 電源電壓： | 3 V ~ 5.5 V |
| 封裝/外殼： | 16-SSOP（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-QSOP |
| 包裝： | 帶卷 (TR) |
| 安裝類型： | 表面貼裝 |
ADM1025, ADM1025A
http://onsemi.com
14
Generating an SMBALERT
The INT output can be used as an interrupt output or can
be used as an SMBALERT. One or more INT outputs can be
connected to a common SMBALERT line connected to the
master. If a device’s INT line goes low, the following
procedure occurs:
1. SMBALERT is pulled low.
2. Master initiates a read operation and sends the
Alert Response Address (ARA = 0001 100). This
is a general call address that must not be used as a
specific device address.
3. The device whose INT output is low responds to
the Alert Response Address, and the master reads
its device address. The address of the device is
now known and it can be interrogated in the usual
way.
4. If more than one device’s INT output is low, the
one with the lowest device address will have
priority, in accordance with normal SMBus
arbitration.
5. Once the ADM1025/ADM1025A has responded to
the Alert Response Address, it will reset its INT
output; however, if the error condition that caused
the interrupt persists, INT will be reasserted on the
next monitoring cycle.
NAND Tree Tests
A NAND tree is provided in the ADM1025/ADM1025A
for Automated Test Equipment (ATE) board level
connectivity testing. The device is placed into NAND Test
Mode by powering up with Pin 9 (D/NTI) held high. This
pin is automatically sampled after power-up, and if it is
connected high, the NAND test mode is invoked.
In NAND test mode, all digital inputs may be tested as
illustrated below. ADD/RST/INT/NTO will become the
NAND test output pin.
To perform a NAND tree test, all pins are initially driven
low. The test vectors set all inputs low, then one-by-one
toggle them high (keeping them high). Exercising the test
circuit with this “walking one” pattern, starting with the
input closest to the output of the tree, cycling toward the
farthest, causes the output of the tree to toggle with each
input change. Allow for a typical propagation delay of
500 ns. The structure of the NAND tree is shown in
Figure 17.
Figure 17. NAND Tree
ADD/RST/INT/
NTO
SDA
SCL
VID0
VID1
VID2
VID3
NOTE: If any of the inputs shown in Figure 17 are unused, they
should not be connected directly to ground but via a resistor
such as 10 kW. This will allow the ATE to drive every input
high so that the NAND tree test can be properly carried out.
Refer to Table 20 for Test Vectors.
Using the ADM1025/ADM1025A
Power-on Reset
When power is first applied, the ADM1025/ADM1025A
performs a “power-on reset” on several of its registers.
Registers whose power-on values are not shown have
power-on conditions that are indeterminate. Value and limit
registers are reset to 00h on power-up. The ADC is inactive.
In most applications, usually the first action after power-on
would be to write limits into the Limit Registers.
Power-on reset clears or initializes the following registers
(the initialized values are shown in Table 10):
Configuration Register
Status Registers #1 and #2
VID03 Register
VID4 Register
Test Register
Initialization
Configuration Register Initialization performs a similar,
but not identical, function to power-on reset.
Configuration Register Initialization is accomplished by
setting Bit 7 of the Configuration Register high. This bit
automatically clears after being set.
Using the Configuration Register
Control of the ADM1025/ADM1025A is provided
through the configuration register. The Configuration
Register
is
used
to
start
and
stop
the
ADM1025/ADM1025A, program the operating modes of
Pins 11 and 16, and provide the initialization function
described above.
Bit 0 of the Configuration Register controls the
monitoring loop of the ADM1025/ADM1025A. Setting
Bit 0 low stops the monitoring loop and puts the
ADM1025/ADM1025A into a low power mode thereby
reducing power consumption. Serial bus communication is
still
possible
with
any
register
in
the
ADM1025/ADM1025A while in low power mode. Setting
Bit 0 high starts the monitoring loop.
Bit 4 of the Configuration Register causes a low going
20 ms (typ) pulse at the RST pin (Pin 16) when set. This bit
is self-clearing.
Bit 5 of the Configuration Register selects the operating
mode of Pin 11 between the default of 12 V analog input
(Bit 5 = 0) and VID4 (Bit 5 = 1).
Bit 7 of the Configuration Register is used to start a
Configuration Register Initialization when it is set to 1.
Using the Offset Register
This register contains a twos complement value that is
added (or subtracted if the number is negative) to either the
internal or external temperature reading. Note that the
default value in the offset register is zero, so zero is always
added to the temperature reading. The offset register is
configured for the external temperature channel by default.
It may be switched to the internal channel by setting Bit 0 of
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADM1181AAN | IC TXRX RS-232 5V 15KV 16DIP |
| ADM1385ARS | IC TXRX RS-232 HI-SP 3.3V 20SSOP |
| ADM1485ARMZ-REEL7 | IC TXRX RS-485 5V HS 8MSOP |
| ADM1486AR | IC TX/RX RS-485 PRO-BUS 5V 8SOIC |
| ADM1490EBRMZ-REEL7 | IC TXRX RS485 FULL DUPLEX 8MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADM1025ARQZ-REEL | 功能描述:IC MONITOR SYS/VOLT 5CH 16QSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| ADM1025ARQZ-REEL7 | 功能描述:IC MONITOR SYS/VOLT 5CH 16QSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| ADM1026 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete Thermal and System Management Controller |
| ADM1026EBZEVB | 功能描述:BOARD EVAL FOR ADM1026 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 傳感器類型:CMOS 成像，彩色（RGB） 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
| ADM1026JST | 功能描述:IC CNTRL SYS REF/EEPROM 48LQFP RoHS:否 類別:集成電路 (IC) >> PMIC - 熱管理 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 功能:溫度監(jiān)控系統(tǒng)（傳感器） 傳感器類型:內(nèi)部和外部 感應(yīng)溫度:-40°C ~ 125°C，外部傳感器 精確度:±2.5°C 本地（最大值），±5°C 遠(yuǎn)程（最大值） 拓?fù)?ADC，比較器，寄存器庫 輸出類型:2 線 SMBus? 輸出警報:無 輸出風(fēng)扇:無 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-8 供應(yīng)商設(shè)備封裝:SOT-23-8 包裝:Digi-Reel® 其它名稱:296-22675-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。