- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373994 > ADL5541 (Analog Devices, Inc.) 50 MHz to 6 GHz RF/IF Gain Block PDF資料下載
參數(shù)資料
| 型號(hào)： | ADL5541 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 50 MHz to 6 GHz RF/IF Gain Block |
| 中文描述： | 50 MHz至6 GHz的射頻/中頻增益模塊 |
| 文件頁(yè)數(shù)： | 10/12頁(yè) |
| 文件大?。?/td> | 205K |
| 代理商： | ADL5541 |
ADL5541
BASIC CONNECTIONS
The basic connections for operating the ADL5541 are shown in
Figure 13. Recommended components are listed in Table 5. The
input and output should be ac-coupled with appropriately sized
capacitors (device characterization was performed with 33 pF
capacitors). A 5 V dc bias is supplied to the amplifier via GND
(Pin 6) and through a biasing inductor connected to RFOUT
(Pin 8). The bias voltage should be decoupled using a 1 μF
capacitor, a 1.2 nF capacitor, and two 68 pF capacitors.
Rev. 0 | Page 10 of 12
VCC
3 GND
6
GND
4 CB
5
VPOS
1 RFIN
8
RFOUT
2 GND
7
GND
ADL5541
C4
68pF
C5
1.2nF
C6
1μF
VCC
C2
33pF
C1
33pF
RFIN
RFOUT
L1
47nH
C3
1μF
GND
C7
68pF
0
Figure 13. Basic Connections
For operation between 50 MHz and 500 MHz, a larger biasing
choke and ac coupling capacitors are necessary (see Table 5).
Figure 14 shows a plot of the input return loss, the output
return loss and the gain with these components. At 100 MHz,
the ADL5541 achieves an OIP3 of 38 dBm (P
OUT
= 0 dBm per
tone). The noise figure performance for operation from 50
MHz to 500 MHz is shown in Figure 15. When operating below
50 MHz, the ADL5541 exhibits gain peaking, and the input and
output match degrade significantly.
17.0
12.0
50
500
FREQUENCY (MHz)
G
16.5
16.0
15.5
15.0
14.5
14.0
13.5
13.0
12.5
–5
–30
R
–10
–15
–20
–25
100
150
200
250
300
350
400
450
S11
S21
S22
0
Gain (S21) vs. Frequency
4.5
2.0
50
500
FREQUENCY (MHz)
N
4.0
3.5
3.0
2.5
100
150
200
250
300
350
400
450
0
Figure 15. Noise Figure vs. Frequency from 50 MHz to 500 MHz
SOLDERING INFORMATION AND RECOMMENDED
PCB LAND PATTERN
Figure 16 shows the recommended land pattern for the ADL5541.
To minimize thermal impedance, the exposed paddle on the
package underside should be soldered down to a ground plane
along with Pin 2, Pin 3, Pin 6, and Pin 7. If multiple ground
layers exist, they should be stitched together using vias (a
minimum of five vias is recommended). For more information
on land pattern design and layout, refer to Application Note
AN-772
,
A Design and Manufacturing Guide for the Lead Frame
Chip Scale Package (LFCSP)
.
PIN 1
PIN 4
PIN 8
PIN 5
1.85mm
2.03mm
1.78mm
0.5mm
0.71mm
1.53mm
0
Figure 16. Recommended Land Pattern
Table 5. Recommended Components for Basic Connections
Frequency
C1
50 MHz to 500 MHz
0.1 μF
500 MHz to 6000 MHz
33 pF
C2
0.1 μF
33 pF
C3
1 μF
1 μF
L1
470 nH (Coilcraft 0603LS-471-NX or equivalent)
47 nH (Coilcraft 0603CS-47-NX or equivalent)
C4
68 pF
68 pF
C5
1.2 nF
1.2 nF
C6
1 μF
1 μF
C7
68 pF
68 pF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADL5541ACPZ-R7 | 50 MHz to 6 GHz RF/IF Gain Block |
| ADL5541-EVALZ | 50 MHz to 6 GHz RF/IF Gain Block |
| ADL5542 | 50 MHz to 6 GHz RF/IF Gain Block |
| ADL5542ACPZ-R7 | 50 MHz to 6 GHz RF/IF Gain Block |
| ADL5542-EVALZ | 50 MHz to 6 GHz RF/IF Gain Block |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADL5541ACPZ-R7 | 功能描述:IC GAIN BLOCK 6GHZ 15DB 8LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 放大器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 頻率:100MHz ~ 6GHz P1dB:9.14dBm（8.2mW） 增益:15.7dB 噪音數(shù)據(jù):1.3dB RF 型:CDMA，TDMA，PCS 電源電壓:2.7 V ~ 5 V 電流 - 電源:60mA 測(cè)試頻率:2GHz 封裝/外殼:0505（1412 公制） 包裝:帶卷 (TR) |
| ADL5541-EVALZ | 制造商:Analog Devices 功能描述: 制造商:Analog Devices 功能描述:EVALUATION BOARD - Bulk |
| ADL5541XCPZ | 制造商:Analog Devices 功能描述:RF AMPLIFIER - Rail/Tube |
| ADL5542 | 制造商:AD 制造商全稱:Analog Devices 功能描述:50 MHz to 6 GHz RF/IF Gain Block |
| ADL5542ACPZ-R7 | 功能描述:IC GAIN BLOCK 6GHZ 20DB 8LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 放大器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 頻率:100MHz ~ 6GHz P1dB:9.14dBm（8.2mW） 增益:15.7dB 噪音數(shù)據(jù):1.3dB RF 型:CDMA，TDMA，PCS 電源電壓:2.7 V ~ 5 V 電流 - 電源:60mA 測(cè)試頻率:2GHz 封裝/外殼:0505（1412 公制） 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。