
ADG799A/ADG799G
Rev. 0 | Page 19 of 24
LDSW BIT
The LDSW bit allows the user to control the way the device
executes the commands loaded during the write operations.
The ADG799A/ADG799G execute all the commands loaded
between two successive write operations that have set the
LDSW bit high.
Setting the LDSW high for every write cycle ensures that the
device executes the command immediately after the LDSW bit
is loaded into the device. This setting can be used when the
desired configuration can be achieved by sending a single
command or when the switches and/or GPO pins are not
required to be updated at the same time. When the desired
configuration requires multiple commands with simultaneous
updates, the LDSW bit should be set low while loading the
commands except for the last one when the LDSW bit should
be set high. Once the last command with LDSW = high is
loaded, the device simultaneously executes all commands
received since the last update.
POWER ON/SOFTWARE RESET
The ADG799A/ADG799G has a software reset function
implemented by the RESETB bit from the second data byte
written to the device. For normal operation of the crosspoint
switch and GPO pins, this bit should be set high. When RESETB =
low or after power-up, the switches from all crosspoint switch
pins are turned off (open) and the GPO pins are set low.
READ OPERATION
When reading data back from the ADG799A/ADG799G, the
user must begin with an address byte and R/W bit. The switch
then acknowledges that it is prepared to transmit data by
pulling SDA low. Following this acknowledgement, the
ADG799A/ADG799G transmit two bytes on the next clock
edges. These bytes contain the status of the switches, and each
byte is followed by an acknowledge bit. A logic high bit
represents a switch in the on (close) state while a low represents
a switch in the off (open) state. For the GPO pins (ADG799G
only), the bit represents the logic value of the pin.
Figure 32illustrates the entire read sequence.
The bit maps accompanying
Figure 32 show the relationship
between the elements of the ADG799A and ADG799G (that is,
the switches and GPO pins) and the bits that represent their
status after a completed read operation.
ADG799A Bit Map
RB15
RB14
RB13
RB12
RB11
RB10
RB9
RB8
RB7
RB6
RB5
RB4
RB3
RB2
RB1
RB0
S1A/D1A
S1B/D1A
S1A/D1B
S1B/D1B
S2A/D2A
S2B/D2A
S2A/D2B
S2B/D2B
S3A/D3A
S3B/D3A
S3A/D3B
S3B/D3B
-
ADG799G Bit Map
RB15
RB14
RB13
RB12
RB11
RB10
RB9
RB8
RB7
RB6
RB5
RB4
RB3
RB2
RB1
RB0
S1A/D1A
S1B/D1A
S1A/D1B
S1B/D1B
S2A/D2A
S2B/D2A
S2A/D2B
S2B/D2B
S3A/D3A
S3B/D3A
S3A/D3B
S3B/D3B
GPO1
GPO2
-
SCL
SDA
A2
A1
A0
RB14
RB15
R/W
RB13 RB12 RB11 RB10 RB9 RB8
RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0
START
CONDITION
BY MASTER
STOP
CONDITION
BY MASTER
ADDRESS BYTE
ACKNOWLEDGE
BY SWITCH
ACKNOWLEDGE
BY SWITCH
ACKNOWLEDGE
BY SWITCH
06033-
032
Figure 32. ADG799A/ADG799G Read Operation