- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1897 > ADG791GBCPZ-REEL (Analog Devices Inc)IC MUX/DEMUX QUAD 2X1 24LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADG791GBCPZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/24頁 |
| 文件大小： | 0K |
| 描述： | IC MUX/DEMUX QUAD 2X1 24LFCSP |
| 產(chǎn)品變化通告： | ADG79xx Discontinuance Notice 17/Aug/2010 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 功能： | 多路復(fù)用器/多路分解器 |
| 電路： | 4 x 2:1 |
| 導(dǎo)通狀態(tài)電阻： | 4 歐姆 |
| 電壓電源： | 單電源 |
| 電壓 - 電源，單路/雙路(±)： | 3V，5V |
| 電流 - 電源： | 1nA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 24-LFCSP-VQ（4x4） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 產(chǎn)品目錄頁面： | 800 (CN2011-ZH PDF) |
| 其它名稱： | ADG791GBCPZ-REELDKR |
ADG791A/ADG791G
Rev. 0 | Page 17 of 24
THEORY OF OPERATION
The ADG791A/ADG791G are monolithic CMOS devices
comprising four 2:1 multiplexers controllable via a standard I2C
serial interface. The CMOS process provides ultralow power
dissipation, yet offers high switching speed and low on resistance.
The on resistance profile is very flat over the full analog input
range, and wide bandwidth ensures excellent linearity and low
distortion. These features, combined with a wide input signal
range, make the ADG791A/ADG791G an ideal switching
solution for a wide range of TV applications.
The switches conduct equally well in both directions when on.
In the off condition, signal levels up to the supplies are blocked.
The integrated serial I2C interface controls the operation of the
switches (ADG791A/ADG791G) and general-purpose logic
pins (ADG791G only).
The ADG791A/ADG791G have many attractive features, such
as the ability to individually control each multiplexer, the option
of reading back the status of any switch. The ADG791G has one
general-purpose logic output pin controllable through the I2C
interface. The following sections describe these features in detail.
I2C SERIAL INTERFACE
The ADG791A/ADG791G are controlled via an I2C-compatible
serial bus interface (refer to the I2C-Bus Specification available
from Philips Semiconductor) that allows the part to operate as a
slave device (no clock is generated by the ADG791A/ADG791G).
The communication protocol between the I2C master and the
device operates as follows:
1.
The master initiates data transfer by establishing a start
condition (defined as a high-to-low transition on the SDA
line while SCL is high). This indicates that an address/data
stream follows. All slave devices connected to the bus
respond to the start condition and shift in the next eight
bits, consisting of a 7-bit address (MSB first) plus an R/W
bit. This bit determines the direction of the data flow
during the communication between the master and the
addressed slave device.
2.
The slave device whose address corresponds to the
transmitted address responds by pulling the SDA line
low during the ninth clock pulse (this is known as the
acknowledge bit).
At this stage, all other devices on the bus remain idle while
the selected device waits for data to be written to, or read
from, its serial register. If the R/W bit is set high, the
master reads from the slave device. However, if the R/W bit
is set low, the master writes to the slave device.
3.
Data transmits over the serial bus in sequences of nine
clock pulses (eight data bits followed by an acknowledge
bit). The transitions on the SDA line must occur during the
low period of the clock signal, SCL, and remain stable
during the high period of SCL. Otherwise, a low-to-high
transition when the clock signal is high can be interpreted
as a stop event that ends the communication between the
master and the addressed slave device.
4.
After transferring all data bytes, the master establishes a
stop condition, defined as a low-to-high transition on the
SDA line while SCL is high. In write mode, the master pulls
the SDA line high during the 10th clock pulse to establish a
stop condition. In read mode, the master issues a no
acknowledge for the ninth clock pulse (the SDA line
remains high). The master then brings the SDA line low
before the 10th clock pulse, and then high during the 10th
clock pulse to establish a stop condition.
I2C ADDRESS
The ADG791A/ADG791G has a 7-bit I2C address. The four
most significant bits are internally hardwired while the last
three bits (A0, A1, and A2) are user-adjustable. This allows the
user to connect up to eight ADG791As/ADG791Gs to the same
bus. The I2C bit map shows the configuration of the address.
7-Bit I2C Address Configuration
MSB
LSB
1
0
1
0
A2
A1
A0
WRITE OPERATION
When writing to the ADG791A/ADG791G, the user must
begin with an address byte and R/W bit, after which time the
switch acknowledges that it is prepared to receive data by
pulling SDA low. Data is loaded into the device as a 16-bit word
under the control of a serial clock input, SCL. Figure 31
illustrates the entire write sequence for the ADG791A/
ADG791G. The first data byte (AX7 to AX0) controls the status
of the switches while the LDSW and RESETB bits from the
second byte control the operation mode of the device.
Table 6 shows a list of all commands supported by the
ADG791A/ADG791G with the corresponding byte that needs
to be loaded during a write operation.
To achieve the desired configuration, one or more commands
can be loaded into the device. Any combination of the
commands listed in Table 6 can be used with these restrictions:
Only one switch from a given multiplexer can be ON at any
given time
When a sequence of successive commands affect the same
element (that is, the switch or GPO pin), only the last
command is executed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADG792GBCPZ-REEL | IC MUX/DEMUX TRIPLE 4X1 24LFCSP |
| ADG793GBCPZ-REEL | IC MUX/DEMUX TRIPLE 3X1 24LFCSP |
| ADG794BRQZ-500RL7 | IC MUX/DEMUX QUAD 2X1 16QSOP |
| ADG795GBCPZ-REEL | IC MUX/DEMUX 2X1 24LFCSP |
| ADG796ABCPZ-REEL | IC MUX/DEMUX HEX 2X1 24LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADG791GCCPZ-500RL7 | 制造商:AD 制造商全稱:Analog Devices 功能描述:IC-Compatible, Wide Bandwidth, Quad, 2:1 Multiplexer |
| ADG791GCCPZ-REEL | 制造商:AD 制造商全稱:Analog Devices 功能描述:IC-Compatible, Wide Bandwidth, Quad, 2:1 Multiplexer |
| ADG792A | 制造商:AD 制造商全稱:Analog Devices 功能描述:IC-Compatible, Wide Bandwidth, Triple 4:1 Multiplexer |
| ADG792ABCPZ-500RL7 | 制造商:Analog Devices 功能描述:Analog Multiplexer Triple 4:1 24-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:ANLG MUX TRIPLE 4:1 5V 24LFCSP - Tape and Reel |
| ADG792ABCPZ-REEL | 功能描述:IC MUX/DEMUX TRIPLE 4X1 24LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關(guān)，多路復(fù)用器，多路分解器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 功能:開關(guān) 電路:2 x SPST - NC/NO 導(dǎo)通狀態(tài)電阻:8 歐姆 電壓電源:單電源 電壓 - 電源，單路/雙路(±):2.3 V ~ 4.3 V 電流 - 電源:1µA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-UFQFN 供應(yīng)商設(shè)備封裝:8-迷你型QFN（1.4x1.4） 包裝:剪切帶 (CT) 其它名稱:DG2738DN-T1-E4CT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。