VS V
參數(shù)資料
型號: ADG725BSUZ
廠商: Analog Devices Inc
文件頁數(shù): 5/16頁
文件大?。?/td> 0K
描述: IC MULTIPLEXER DUAL 16X1 48TQFP
產(chǎn)品培訓(xùn)模塊: iCMOS™ Switches and Multiplexers for Data Acquisition
Switch Fundamentals
標(biāo)準(zhǔn)包裝: 1
功能: 多路復(fù)用器
電路: 2 x 16:1
導(dǎo)通狀態(tài)電阻: 5.5 歐姆
電壓電源: 單/雙電源
電壓 - 電源,單路/雙路(±): 1.8 V ~ 5.5 V,±2.5 V
電流 - 電源: 10µA
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-TQFP
供應(yīng)商設(shè)備封裝: 48-TQFP(7x7)
包裝: 托盤
產(chǎn)品目錄頁面: 802 (CN2011-ZH PDF)
REV. A
ADG725/ADG731
–13–
ADG731*
*SIMILAR CONNECTION FOR ADG725
VS
VOUT
NETWORK
ANALYZER
RL
GND
S
D
50
OFF ISOLATION = 20 LOG
VOUT
VS
VDD
0.1 F
VDD
VSS
0.1 F
VSS
50
Test Circuit 8. OFF Isolation
VDD
D
S2
S32
V
S
V
OUT
NETWORK
ANALYZER
RL
S1
ADG731*
VDD
VSS
GND
*SIMILAR CONNECTION FOR ADG725
CHANNEL-TO-CHANNEL CROSSTALK
50
= 20 LOG
VOUT
VS
Test Circuit 9. Channel-to-Channel Crosstalk
ADG731*
*SIMILAR CONNECTION FOR ADG725
VS
V
OUT
NETWORK
ANALYZER
RL
GND
S
D
VDD
0.1 F
VDD
VSS
0.1 F
VSS
INSERTION LOSS = 20 LOG
50
VOUT WITH SWITCH
VOUT WITHOUT SWITCH
Test Circuit 10. Bandwidth
POWER-ON RESET
On power-up of the device, all switches will be in the OFF
condition. The Internal Shift Register is filled with zeros and
will remain so until a valid write takes place.
SERIAL INTERFACE
The ADG725 and ADG731 have a 3-wire serial interface
(
SYNC, SCLK, and DIN) that is compatible with SPI, QSPI,
and MICROWIRE interface standards and most DSPs.
Figure 1 shows the timing diagram of a typical write sequence.
Data is written to the 8-bit Shift Register via DIN under the
control of the
SYNC and SCLK signals.
When
SYNC goes low, the Input Shift Register is enabled. An
8-bit counter is also enabled. Data from DIN is clocked into the
Shift Register on the falling edge of SCLK. Figures 2 and 3
show the contents of the Input Shift Registers for these devices.
When the part has received eight clock cycles after
SYNC has
been pulled low, the switches are automatically updated with
the new configuration and the Input Shift Register is disabled.
The ADG725
CSA and CSB data bits allow the user the flex-
ibility to change the configuration of either or both banks of the
multiplexer.
MICROPROCESSOR INTERFACING
Microprocessor interfacing to the ADG725/ADG731 is via a serial
bus that uses standard protocol compatible with microcontrollers
and DSP processors. The communications channel is a 3-wire
interface consisting of a clock signal, a data signal, and a
synchronization signal. The ADG725/ADG731 requires an
8-bit data-word with data valid on the falling edge of SCLK.
Figures 4–7 illustrate simple 3-wire interfaces with popular
microcontrollers and DSPs.
ADSP-21xx to ADG725/ADG731 Interface
The ADSP-21xx family of DSPs are easily interfaced to the
ADG725/ADG731 without the need for extra logic. Figure 4
shows an example of an SPI interface between the ADG725/
ADG731 and the ADSP-2191M. SCK of the ADSP-2191M
drives the SCLK of the mux, while the MOSI output drives the
serial data line, DIN.
SYNC is driven from one of the port lines,
in this case
SPIxSEL.
ADSP-2191M*
MOSI
SPIxSEL
SCK
*ADDITIONAL PINS OMITTED FOR CLARITY
ADG725/ADG731
SYNC
SCLK
DIN
Figure 4. ADSP-2191M to ADG725/ADG731 Interface
相關(guān)PDF資料
PDF描述
ADG728BRUZ-REEL IC MUX/DEMUX 8X1 16TSSOP
ADG732BCPZ-REEL IC MULTIPLEXER 32X1 48LFCSP
ADG733BRQZ-REEL7 IC SWITCH TRIPLE SPDT 16QSOP
ADG736LBRMZ IC SWITCH DUAL SPDT 10MSOP
ADG739BRU-REEL IC MUX/DEMUX DUAL 4X1 16TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADG725BSUZ 制造商:Analog Devices 功能描述:IC, ANALOG MULTIPLEXER, 32 X 1, TQFP-48
ADG726 制造商:AD 制造商全稱:Analog Devices 功能描述:16-/32- Channel, 3.5 з 1.8 V to 5.5 V, 【2.5 V, Analog Multiplexers
ADG726_02 制造商:AD 制造商全稱:Analog Devices 功能描述:16-/32-Channel, 4  1.8 V to 5.5 V, 2.5 V Analog Multiplexers
ADG726BCP 制造商:Analog Devices 功能描述:Analog Multiplexer Dual 16:1 48-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:1.8V TO 5.5V, D/D 16:1MUX PAR I/F I.C. - Bulk 制造商:Analog Devices 功能描述:IC ((NS))
ADG726BCP-REEL 制造商:Analog Devices 功能描述:Analog Multiplexer Dual 16:1 48-Pin LFCSP EP T/R