- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9100 > ADF4360-6BCPZRL (Analog Devices Inc)IC SYNTHESIZER VCO 24LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADF4360-6BCPZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SYNTHESIZER VCO 24LFCSP |
| 標(biāo)準(zhǔn)包裝： | 5,000 |
| 類型： | 扇出配送，整數(shù)-N，合成器（RF） |
| PLL： | 是 |
| 輸入： | CMOS，TTL |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:2 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 1.25GHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 24-LFCSP-VQ（4x4） |
| 包裝： | 帶卷 (TR) |
| 配用： | EVAL-ADF4360-6EBZ1-ND - BOARD EVALUATION FOR ADF4360-6 |
ADF4360-6
Data Sheet
Rev. B | Page 20 of 24
APPLICATIONS
DIRECT CONVERSION MODULATOR
Direct conversion architectures are increasingly being used to
implement base station transmitters. Figure 17 shows how ADI
parts can be used to implement such a system.
The circuit block diagram shows the AD9761 TxDAC being
used with the AD8349. The use of dual integrated DACs, such
as the AD9761 with its specified ±0.02 dB and ±0.004 dB gain
and offset matching characteristics, ensures minimum error
contribution (over temperature) from this portion of the
signal chain.
The local oscillator is implemented using the ADF4360-6. The
low-pass filter was designed using ADIsimPLL for a channel
spacing of 200 kHz and an open-loop bandwidth of 10 kHz.
The LO ports of the AD8349 can be driven differentially from
the complementary RFOUTA and RFOUTB outputs of the
ADF4360-6. This gives better performance than a single-ended
LO driver and eliminates the often necessary use of a balun to
convert from a single-ended LO input to the more desirable
differential LO inputs for the AD8349. The typical rms phase
noise (100 Hz to 100 kHz) of the LO in this configuration is 1.07°.
The AD8349 accepts LO drive levels from 10 dBm to 0 dBm.
The optimum LO power can be software programmed on the
ADF4360-6, which allows levels from 13.5 dBm to 4.5 dBm
from each output.
The RF output is designed to drive a 50 Ω load but must be ac-
coupled, as shown in Figure 17. If the I and Q inputs are driven
in quadrature by 2 V p-p signals, the resulting output power
from the modulator is approximately 2 dBm.
AD9761
TxDAC
AD8349
REFIO
FSADJ
MODULATED
DIGITAL
DATA
QOUTB
IOUTA
IOUTB
QOUTA
2k
LOW-PASS
FILTER
LOW-PASS
FILTER
S
P
ICOMP
ATIBLE
S
E
R
IAL
BUS
ADF4360-6
VVCO
CPGND
AGND
DGND RF
OUTB
RFOUTA
CP
1nF
330pF
12nF
47nH
2.7pF
100pF
TO
RF PA
7.5nH
1nF
4.7k
6.8k
3.9k
RSET
CC
LE
DATA
CLK
REFIN
FREFIN
CN
VTUNE
DVDD AVDD CE MUXOUT
VPS1
IBBP
IBBN
QBBP
QBBN
LOIP
LOIN
VPS2
5
4
24
7
20
23
2
21
6
14
16
17
18
19
13
1
3
8
9
10
11
22
15
12
VDD
LOCK
DETECT
PHASE
SPLITTER
04440-021
51
10
F
Figure 17. Direct Conversion Modulator
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X9317ZS8IT1 | IC XDCP SGL 100TAP 1K 8-SOIC |
| VI-B70-MY-F4 | CONVERTER MOD DC/DC 5V 50W |
| X9317ZS8I-2.7T1 | IC XDCP SGL 100TAP 1K 8-SOIC |
| X9317ZS8I-2.7 | IC XDCP SGL 100TAP 1K 8-SOIC |
| VI-B70-MY-F3 | CONVERTER MOD DC/DC 5V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4360-6BCPZRL7 | 功能描述:IC SYNTHESIZER VCO 24LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4360-7 | 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MHz to 6 GHz Broadband Quadrature Modulator |
| ADF4360-7BCP | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 24-Pin LFCSP EP 制造商:Analog Devices 功能描述:IC SYNTHESIZER PLL |
| ADF4360-7BCPRL | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 24-Pin LFCSP EP T/R |
| ADF4360-7BCPRL7 | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 24-Pin LFCSP EP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。