- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9108 > ADF4212LBRUZ-RL (Analog Devices Inc)IC PLL FREQ SYNTHESIZER 20TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADF4212LBRUZ-RL |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 13/28頁(yè) |
| 文件大小： | 0K |
| 描述： | IC PLL FREQ SYNTHESIZER 20TSSOP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類型： | 時(shí)鐘/頻率合成器（RF/IF） |
| PLL： | 是 |
| 輸入： | CMOS，TTL |
| 輸出： | 時(shí)鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 3:1 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 2.4GHz |
| 除法器/乘法器： | 是/無(wú) |
| 電源電壓： | 2.7 V ~ 3.3 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-TSSOP |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
ADF4212L
Data Sheet
Rev. E | Page 20 of 28
PROGRAM MODES
Table 8 and Table 10 show how to set up the program modes in
the ADF4212L. The following should be noted:
IF and RF analog lock detect indicate when the PLL is in
lock. When the loop is locked and either IF or RF analog
lock detect is selected, the MUXOUT pin shows a logic
high with narrow, low-going pulses. When the IF/RF
analog lock detect is chosen, the locked condition is
indicated only when both IF and RF loops are locked.
The IF counter reset mode resets the R, A, and B counters
in the IF section and puts the IF charge pump into three-
state mode. The RF counter reset mode resets the R, A, and
B counters in the RF section and puts the RF charge pump
into three-state. The IF and RF counter reset mode does
both of the above. Upon removal of the reset bits, the A
and B counters resume counting in close alignment with
the R counter. (Maximum error is one prescaler output cycle.)
The fastlock mode uses MUXOUT to switch a second loop
filter damping resistor to ground during fastlock operation.
Activation of fastlock occurs whenever RF CP gain in the
RF reference counter is set to 1.
IF AND RF POWER-DOWN
It is possible to program the ADF4210 family for either synchron-
ous or asynchronous power-down on either the IF or RF side.
Synchronous IF Power-Down
Programming a 1 to P7 of the ADF4212L initiates a power-
down. If P2 of the ADF4212L has been set to 0 (normal
operation), a synchronous power-down is conducted. The
device automatically puts the charge pump into three-state
mode and completes the power-down.
Asynchronous IF Power-Down
If P2 of the ADF4212L has been set to 1 (the IF charge pump in
three-state mode) and P7 is subsequently set to 1, an asynchronous
power-down is conducted. The device goes into power-down on
the rising edge of LE, which latches the 1 to the IF power-down
bit (P7).
Synchronous RF Power-Down
Programming a 1 to P16 of the ADF4212L initiates a power-
down. If P10 of the ADF4212L has been set to 0 (normal
operation), a synchronous power-down is conducted. The
device automatically puts the charge pump into three-state
mode and then completes the power-down.
Asynchronous RF Power-Down
If P10 of the ADF4212L has been set to 1 (the RF charge pump in
three-state mode) and P16 is subsequently set to 1, an asynchron-
ous power-down is conducted. The device goes into power-down
on the rising edge of LE, which latches the 1 to the RF power-down
bit (P16).
Activation of either synchronous or asynchronous power-down
forces the IF/RF loop’s R and A/B dividers to their load state
conditions, and the IF/RF input section is debiased to a high
impedance state.
The REFIN oscillator circuit is disabled only if both the IF and
RF power-downs are set.
The input register and latches remain active and are capable of
loading and latching data during all power-down modes.
The IF/RF section of the device returns to normal powered-up
operation immediately upon LE latching a 0 to the appropriate
power-down bit.
IF SECTION
Programmable IF Reference (R) Counter
If Control Bits[C2:C1] = 00, the data is transferred from the
input shift register to the 15-bit IF R counter. Table 8 shows the
input shift register data format for the IF R counter and the
divide ratios that are possible.
IF Phase Detector Polarity
P1 sets the IF phase detector polarity. When the IF VCO
characteristics are positive, P1 should be set to 1. When
the IF VCO characteristics are negative, it should be set to 0.
IF Charge Pump Three-State
P2 puts the IF charge pump into three-state mode when
programmed to a 1. It should be set to 0 for normal operation.
IF Program Modes
Table 8 shows how to set up the program modes in the
IF Charge Pump Currents
IFCP2, IFCP1, and IFCP0 program the current setting for the
IF charge pump. See Table 8.
Programmable IF N Counter
If Control Bits[C2:C1] = 01, the data in the input register is
used to program the IF N (A + B) counter. The N counter
consists of a 6-bit swallow counter (A counter) and 12-bit
programmable counter (B counter). Table 9 shows the input
register data format for programming the IF A and B counters
and the divide ratios possible.
IF Prescaler Value
P5 and P6 in the IF N counter latch set the IF prescaler values.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADF4111BCPZ-RL7 | IC PLL FREQ SYNTHESIZER 20-LFCSP |
| VI-27M-MY-F2 | CONVERTER MOD DC/DC 10V 50W |
| X9315TMT1 | IC XDCP 32-TAP 100K 3WIRE 8-MSOP |
| VE-2W2-MW-S | CONVERTER MOD DC/DC 15V 100W |
| ADF4110BCPZ-RL7 | IC SYNTH PLL 550MHZ 20LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4212LBRUZ-RL7 | 功能描述:IC PLL FREQ SYNTHESIZER 20TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無(wú) 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4213 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual RF/IF PLL Frequency Synthesizers |
| ADF4213BCP | 制造商:Rochester Electronics LLC 功能描述:DUAL PLL 2.5/1.1 GHZ - Bulk 制造商:Analog Devices 功能描述: |
| ADF4213BCPZ | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 20-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述: |
| ADF4213BCPZ-RL | 功能描述:IC PLL FREQ SYNTHESIZER 20LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時(shí)鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:133.3MHz 除法器/乘法器:是/無(wú) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。