- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9108 > ADF4212BRUZ-RL7 (Analog Devices Inc)IC PLL FREQ SYNTHESIZER 20-TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADF4212BRUZ-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL FREQ SYNTHESIZER 20-TSSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 類型： | 時(shí)鐘/頻率合成器（RF/IF） |
| PLL： | 是 |
| 輸入： | CMOS，TTL |
| 輸出： | 時(shí)鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 3:1 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 2.7GHz |
| 除法器/乘法器： | 無/無 |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-TSSOP |
| 包裝： | 帶卷 (TR) |
REV. A
ADF4210/ADF4211/ADF4212/ADF4213
–5–
PIN FUNCTION DESCRIPTIONS
Pin Number
TSSOP
Mnemonic
Function
1VDD1
Power Supply for the RF Section. Decoupling capacitors to the ground plane should be placed as
close as possible to this pin. VDD1 should have a value of between 2.7 V and 5.5 V. VDD1 must have
the same potential as VDD2.
2VP1
Power Supply for the RF Charge Pump. This should be greater than or equal to VDD1. In systems where
VDD1 is 3 V, it can be set to 6 V and used to drive a VCO with a tuning range up to 6 V.
3CPRF
Output from the RF Charge Pump. This is normally connected to a loop lter which drives the input
to an external VCO.
4
DGNDRF
Ground Pin for the RF Digital Circuitry.
5RFIN
Input to the RF Prescaler. This low level input signal is ac-coupled from the RF VCO.
6
AGNDRF
Ground Pin for the RF Analog Circuitry.
7FLO
RF/IF Fastlock Mode.
8
REFIN
Reference Input. This is a CMOS input with a nominal threshold of VDD/2 and an equivalent input
resistance of 100 k
. This input can be driven from a TTL or CMOS crystal oscillator.
9
DGNDIF
Digital Ground for the IF Digital, Interface and Control Circuitry.
10
MUXOUT
This multiplexer output allows either the IF/RF Lock Detect, the scaled RF, scaled IF or the scaled
Reference Frequency to be accessed externally.
11
CLK
Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is
latched into the 24-bit shift register on the CLK rising edge. This input is a high impedance
CMOS input.
12
DATA
Serial Data Input. The serial data is loaded MSB rst with the two LSBs being the control bits. This
input is a high impedance CMOS input.
13
LE
Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into
one of the four latches, the latch being selected using the control bits.
14
RSET
Connecting a resistor between this pin and ground sets the maximum RF and IF charge pump output
current. The nominal voltage potential at the RSET pin is 0.66 V. The relationship between ICP and RSET is
I
R
CP MAX
SET
=
13 5
.
So, with RSET = 2.7 k
, I
CP MAX = 5 mA for both the RF and IF Charge Pumps.
15
AGNDIF
Ground Pin for the IF Analog Circuitry.
16
IFIN
Input to the RF Prescaler. This low-level input signal is ac-coupled from the IF VCO.
17
DGNDIF
Ground Pin for the IF Digital, Interface, and Control Circuitry.
18
CPIF
Output from the IF Charge Pump. This is normally connected to a loop lter which drives the input
to an external VCO.
19
VP2
Power Supply for the IF Charge Pump. This should be greater than or equal to VDD2. In systems where
VDD2 is 3 V, it can be set to 6 V and used to drive a VCO with a tuning range up to 6 V.
20
VDD2
Power Supply for the IF, Digital and Interface Section. Decoupling capacitors to the ground plane should
be placed as close as possible to this pin. VDD2 should have a value of between 2.7 V and 5.5 V. VDD2
must have the same potential as VDD1.
PIN CONFIGURATIONS
TSSOP
TOP VIEW
(Not to Scale)
20
19
18
17
16
15
14
13
12
11
1
2
3
4
5
6
7
8
9
10
DATA
CLK
MUXOUT
DGNDRF
RFIN
AGNDRF
DGNDIF
REFIN
FLO
LE
RSET
AGNDIF
VDD1
VDD2
VP2
IFIN
DGNDIF
CPIF
VP1
CPRF
ADF4210/
ADF4211/
ADF4212/
ADF4213
CP-20
1
2
3
4
5
AGNDRF
FLO
CPRF
RFIN
DGNDRF
V
DD
2
V
P
2
CP
IF
V
P
1
V
DD
1
20
19
18
17
16
15
14
13
12
11
DGNDIF
IFIN
LE
RSET
AGNDIF
6
7
8
9
10
REF
IN
DGND
IF
MUXOUT
DATA
CLK
TOP VIEW
(Not to Scale)
ADF4210/
ADF4211/
ADF4212/
ADF4213
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADF4212LBCPZ-RL7 | IC PLL FREQ SYNTHESIZER 20LFCSP |
| ADF4212LBRUZ-RL7 | IC PLL FREQ SYNTHESIZER 20TSSOP |
| ADF4106BRU-REEL | IC PLL FREQ SYNTHESIZER 16-TSSOP |
| ADF4212LBCPZ-RL | IC PLL FREQ SYNTHESIZER 20LFCSP |
| ADF4212BRUZ-RL | IC PLL FREQ SYNTHESIZER 20-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4212L | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Low Power PLL Frequency Synthesizer |
| ADF4212LBCP | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Low Power PLL Frequency Synthesizer |
| ADF4212LBCPZ | 功能描述:IC PLL FREQ SYNTHESIZER 20LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4212LBCPZ-RL | 功能描述:IC PLL FREQ SYNTHESIZER 20LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4212LBCPZ-RL7 | 功能描述:IC PLL FREQ SYNTHESIZER 20LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。