Change to ICP
參數(shù)資料
型號(hào): ADF4153BRU
廠商: Analog Devices Inc
文件頁(yè)數(shù): 18/24頁(yè)
文件大?。?/td> 0K
描述: IC SYNTH PLL RF F-N FREQ 16TSSOP
標(biāo)準(zhǔn)包裝: 96
類(lèi)型: 分?jǐn)?shù) N 合成器(RF)
PLL:
輸入: CMOS,TTL
輸出: 時(shí)鐘
電路數(shù): 1
比率 - 輸入:輸出: 2:1
差分 - 輸入:輸出: 是/無(wú)
頻率 - 最大: 4GHz
除法器/乘法器: 無(wú)/是
電源電壓: 2.7 V ~ 3.3 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 16-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 16-TSSOP
包裝: 管件
配用: EVAL-ADF4153EBZ1-ND - BOARD EVAL FOR ADF4153
Data Sheet
ADF4153
Rev. F | Page 3 of 24
REVISION HISTORY
11/13—Rev. E to Rev. F
Change to ICP Sink/Source Parameter, Table 1 ..............................4
Changes to Ordering Guide...........................................................24
7/12—Rev. D to Rev. E
Updated Outline Dimensions........................................................23
Changes to Ordering Guide...........................................................24
8/10—Rev. C to Rev. D
Changes to Features Section ............................................................1
Changes to Noise Characteristics Parameter, Table 1 ..................5
Changes to Figure 4...........................................................................7
Changes to Ordering Guide...........................................................24
Added Automotive Products Section ...........................................24
10/08—Rev. B to Rev. C
Added Y Version (Throughout)......................................................1
Changes to Ordering Guide...........................................................23
08/05—Rev. A to Rev. B
Changes to Features ..........................................................................1
Changes to Applications...................................................................1
Changes to Specifications.................................................................3
Changes to Absolute Maximum Ratings........................................5
Changes to Figure 7 to Figure 9.......................................................7
Deleted Figure 8 to Figure 10; Renumbered Sequentially ...........8
Deleted Figure 11 and Figure 14; Renumbered Sequentially ......9
Changes to Table 9 ..........................................................................13
Added Initialization Sequence Section ........................................17
Changes to Fastlock with Spurious Optimization Section........18
Inserted Figure 16; Renumbered Sequentially ............................18
Added Spur Mechanisms Section .................................................18
Added Table 11; Renumbered Sequentially.................................18
Added Spur Consistency Section..................................................19
Changes to Phase Resync Section.................................................19
Inserted Figure 17; Renumbered Sequentially ............................19
Deleted Spurious Signals—
Predicting Where They Will Appear Section..............................20
Changes to Figure 19 ......................................................................20
Changes to Figure 20 ......................................................................21
Added Applications Section ..........................................................21
Changes to Figure 22 Caption .......................................................22
Changes to Ordering Guide...........................................................22
1/04—Rev. 0 to Rev. A
Renumbered Figures and Tables ...................................... Universal
Changes to Specifications.................................................................3
Changes to Pin Function Description............................................7
Changes to RF Power-Down Section ...........................................17
Changes to PCB Design Guidelines for Chip Scale
Package Section ...............................................................................21
Updated Outline Dimensions........................................................22
Updated Ordering Guide ...............................................................22
7/03—Revision 0: Initial Version
相關(guān)PDF資料
PDF描述
IDT74CBTLV3126PGG8 IC BUS SW QUAD LV 14-TSSOP
ADF4118BRU IC SYNTH PLL RF 3.0GHZ 16-TSSOP
ADF4116BRU IC SYNTH PLL RF 550MHZ 16-TSSOP
VE-2T2-IV CONVERTER MOD DC/DC 15V 150W
VE-2T1-IV CONVERTER MOD DC/DC 12V 150W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADF4153BRU-REEL 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 16-Pin TSSOP T/R
ADF4153BRU-REEL7 功能描述:IC PLL FREQ SYNTHESIZER 16-TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類(lèi)型:時(shí)鐘/頻率合成器 PLL:無(wú) 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤(pán),16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱(chēng):SY58052UMGTRSY58052UMGTR-ND
ADF4153BRUZ 功能描述:IC SYNTH PLL RF F-N FREQ 16TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類(lèi)型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:1GHz 除法器/乘法器:是/無(wú) 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-LSSOP(0.175",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱(chēng):NJW1504V-TE1-NDNJW1504V-TE1TR
ADF4153BRUZ 制造商:Analog Devices 功能描述:PHASE LOCK LOOP (PLL) IC
ADF4153BRUZ-RL 功能描述:IC FRACTION-N FREQ SYNTH 16TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類(lèi)型:時(shí)鐘/頻率合成器 PLL:無(wú) 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤(pán),16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱(chēng):SY58052UMGTRSY58052UMGTR-ND