參數(shù)資料
型號: ADF4150HVBCPZ
廠商: Analog Devices Inc
文件頁數(shù): 18/28頁
文件大小: 0K
描述: IC FRACTION-N FREQ SYNTH 32LFCSP
標(biāo)準(zhǔn)包裝: 1
類型: *
PLL:
輸入: CMOS
輸出: 時(shí)鐘
電路數(shù): 1
比率 - 輸入:輸出: 1:2
差分 - 輸入:輸出: 無/是
頻率 - 最大: 3GHz
除法器/乘法器: 是/無
電源電壓: 3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-WFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 32-LFCSP-WQ(5x5)
包裝: 托盤
ADF4150HV
Rev. 0 | Page 25 of 28
INTERFACING TO THE ADuC702x AND
The ADF4150HV has a simple SPI-compatible serial interface for
writing to the device. The CLK, DATA, and LE pins control the
data transfer. When LE goes high, the 32 bits that were clocked
into the appropriate register on each rising edge of CLK are
transferred to the appropriate latch. See Figure 2 for the timing
diagram and Table 6 for the register address table.
ADuC702x Interface
Figure 31 shows the interface between the ADF4150HV and the
ADuC702x family of analog microcontrollers. The ADuC702x
family is based on an ARM7 core, but the same interface can be
used with any 8051-based microcontroller.
The microcontroller is set up for SPI master mode with CPHA =
0. To initiate the operation, the I/O port driving LE is brought
low. Each latch of the ADF4150HV needs a 32-bit word, which
is accomplished by writing four 8-bit bytes from the micro-
controller to the device. After the fourth byte is written, the
LE input should be brought high to complete the transfer.
ADuC702x
ADF4150HV
CLK
DATA
LE
CE
MUXOUT
(LOCK DETECT)
SCLOCK
MOSI
I/O PORTS
09
05
8-
03
0
Figure 31. ADuC702x to ADF4150HV Interface
I/O port lines on the ADuC702x are also used to control the
power-down input (CE) and the lock detect (MUXOUT con-
figured for lock detect and polled by the port input). When
operating in the mode described, the maximum SPI transfer
rate of the ADuC7023 is 20 Mbps. This means that the maxi-
mum rate at which the output frequency can be changed is
833 kHz. If using a faster SPI clock, make sure that the SPI
timing requirements listed in Table 2 are adhered to.
Figure 32 shows the interface between the ADF4150HV and
the Blackfin ADSP-BF527 digital signal processor (DSP). The
ADF4150HV needs a 32-bit serial word for each latch write.
The easiest way to accomplish this using the Blackfin family
is to use the autobuffered transmit mode of operation with
alternate framing. This mode provides a means for transmitting
an entire block of serial data before an interrupt is generated.
ADSP-BF527
ADF4150HV
CLK
DATA
LE
CE
MUXOUT
(LOCK DETECT)
SCK
MOSI
GPIO
I/O PORTS
09
05
8-
03
1
Figure 32. ADSP-BF527 to ADF4150HV Interface
Set up the word length for eight bits and use four memory loca-
tions for each 32-bit word. To program each 32-bit latch, store
the 8-bit bytes, enable the autobuffered mode, and write to the
transmit register of the DSP. This last operation initiates the
autobuffer transfer. If using a faster SPI clock, make sure that
the SPI timing requirements listed in Table 2 are adhered to.
PCB DESIGN GUIDELINES FOR A CHIP SCALE
PACKAGE
The lands on the chip scale package (CP-32-11) are rectangular.
The PCB pad for these lands must be 0.1 mm longer than the
package land length and 0.05 mm wider than the package land
width. Each land must be centered on the pad to ensure that the
solder joint size is maximized.
The bottom of the chip scale package has a central exposed
thermal pad. The thermal pad on the PCB must be at least as
large as the exposed pad. On the PCB, there must be a minimum
clearance of 0.25 mm between the thermal pad and the inner
edges of the pad pattern to ensure that shorting is avoided.
Thermal vias can be used on the PCB thermal pad to improve
the thermal performance of the package. If vias are used, they
must be incorporated into the thermal pad at 1.2 mm pitch grid.
The via diameter must be between 0.3 mm and 0.33 mm, and
the via barrel must be plated with 1 oz. of copper to plug the via.
相關(guān)PDF資料
PDF描述
ADF4151BCPZ-RL7 IC FRACTION-N FREQ SYNTH 32LFCSP
ADF4153YRUZ IC SYNTH PLL RF F-N FREQ 16TSSOP
ADF4154BRU IC FRAC-N FREQ SYNTH 16-TSSOP
ADF4156BRUZ-RL7 IC PLL FRAC-N FREQ SYNTH 16TSSOP
ADF4157BRUZ-RL7 IC PLL FREQ SYNTH 6GHZ 16TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADF4150HVBCPZ-RL7 功能描述:IC FRACTION-N FREQ SYNTH 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
ADF4151 制造商:AD 制造商全稱:Analog Devices 功能描述:Fractional-N/Integer-N PLL Synthesizer
ADF4151BCPZ 功能描述:IC PLL FREQ SYNTHESIZER 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
ADF4151BCPZ-RL7 功能描述:IC FRACTION-N FREQ SYNTH 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
ADF4152HVBCPZ 功能描述:IC FRACTION-N FREQ SYNTH 32LFCSP 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:* PLL:是 輸入:CMOS 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:2:2 差分 - 輸入:輸出:是/無 頻率 - 最大值:5GHz 分頻器/倍頻器:是/是 電壓 - 電源:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤,CSP 供應(yīng)商器件封裝:32-LFCSP-VQ(5x5) 標(biāo)準(zhǔn)包裝:1