- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄9109 > ADF4117BRUZ-RL7 (Analog Devices Inc)IC PLL RF FREQ SYNTHESZR 16TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADF4117BRUZ-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 5/28頁(yè) |
| 文件大小： | 0K |
| 描述： | IC PLL RF FREQ SYNTHESZR 16TSSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 類(lèi)型： | 時(shí)鐘/頻率合成器，RF |
| PLL： | 是 |
| 輸入： | CMOS，TTL |
| 輸出： | 時(shí)鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:1 |
| 差分 - 輸入:輸出： | 是/無(wú) |
| 頻率 - 最大： | 1.2GHz |
| 除法器/乘法器： | 是/無(wú) |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
ADF4116/ADF4117/ADF4118
Rev. D | Page 13 of 28
PHASE FREQUENCY DETECTOR (PFD)
AND CHARGE PUMP
The PFD takes inputs from the R counter and N counter and
produces an output proportional to the phase and frequency
difference between them. Figure 28 is a simplified schematic of
the PFD. The PFD includes a fixed delay element that sets the
width of the antibacklash pulse. This is typically 3 ns. This pulse
ensures that there is no dead zone in the PFD transfer function
and gives a consistent reference spur level.
DELAY
U3
CLR1
Q1
D1
CP
DOWN
UP
HI
U1
CLR2
Q2
D2
U2
HI
N DIVIDER
R DIVIDER
VP
CHARGE
PUMP
CPGND
R DIVIDER
CP OUTPUT
N DIVIDER
00
39
2-
0
28
Figure 28. PFD Simplified Schematic and Timing (In Lock)
MUXOUT AND LOCK DETECT
The output multiplexer on the ADF411x family allows the user
to access various internal points on the chip. The state of
MUXOUT is controlled by M3, M2, and M1 in the function
MUXOUT section in block diagram form.
CONTROL
MUX
DVDD
MUXOUT
DGND
ANALOG LOCK DETECT
DIGITAL LOCK DETECT
R COUNTER OUTPUT
N COUNTER OUTPUT
SDOUT
00
39
2-
0
29
Figure 29. MUXOUT Circuit
Lock Detect
MUXOUT can be programmed for both digital lock detect and
analog lock detect.
Digital lock detect is active high. It is set high when the phase
error on three consecutive phase detector cycles is less than
15 ns. It stays set high until a phase error greater than 25 ns is
detected on any subsequent PD cycle.
The N channel, open-drain, analog lock detect should be
operated with an external pull-up resistor of 10 kΩ nominal.
When lock is detected, it is high with narrow low going pulses.
INPUT SHIFT REGISTER
The ADF411x family digital section includes a 21-bit input shift
register, a 14-bit R counter, and an 18-bit N counter, comprising
a 5-bit A counter and a 13-bit B counter. Data is clocked into
the 21-bit shift register on each rising edge of CLK. The data is
clocked in MSB first. Data is transferred from the shift register
to one of four latches on the rising edge of LE. The destination
latch is determined by the state of the two control bits (C2, C1)
in the shift register. These are the two LSBs, DB1 and DB0, as
shown in the timing diagram in Figure 2. The truth table for
latches are programmed.
Table 5. Programming Data Latches
Control Bits
C2
C1
Data Latch
0
R Counter
0
1
N Counter (A and B)
1
0
Function Latch
1
Initialization Latch
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADF4153BRUZ-RL7 | IC FRACTION-N FREQ SYNTH 16TSSOP |
| ADF4154BCPZ-RL7 | IC FRACTION-N FREQ SYNTH 20LFCSP |
| SY10E457JC | IC MUX TRIPLE DIFF 2:1 28-PLCC |
| SY10E256JC | IC MUX/LATCH 3-BIT 4:1 28-PLCC |
| X9315TP-2.7 | IC XDCP 32-TAP 100K 3WIRE 8-DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4117BRUZ-RL71 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:RF PLL Frequency Synthesizers |
| ADF4118 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:RF PLL Frequency Synthesizers |
| ADF4118BCP | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:RF PLL Frequency Synthesizers |
| ADF4118BRU | 功能描述:IC SYNTH PLL RF 3.0GHZ 16-TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類(lèi)型:時(shí)鐘/頻率合成器 PLL:無(wú) 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤(pán)，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱(chēng):SY58052UMGTRSY58052UMGTR-ND |
| ADF4118BRU-REEL | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 16-Pin TSSOP T/R 制造商:Rochester Electronics LLC 功能描述:SINGLE PLL, 3.0GHZ - Tape and Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。