Guaranteed by design but not production teste" />
參數(shù)資料
型號(hào): ADF4112BRUZ-REEL7
廠商: Analog Devices Inc
文件頁(yè)數(shù): 24/28頁(yè)
文件大?。?/td> 0K
描述: IC PLL RF FREQ SYNTHESZR 16TSSOP
標(biāo)準(zhǔn)包裝: 1,000
類(lèi)型: 時(shí)鐘/頻率合成器,RF
PLL:
輸入: CMOS,TTL
輸出: 時(shí)鐘
電路數(shù): 1
比率 - 輸入:輸出: 2:1
差分 - 輸入:輸出: 是/無(wú)
頻率 - 最大: 3GHz
除法器/乘法器: 是/無(wú)
電源電壓: 2.7 V ~ 5.5 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 16-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 16-TSSOP
包裝: 帶卷 (TR)
配用: EVAL-ADF4112EBZ1-ND - BOARD EVAL FOR ADF4112
EVAL-ADF411XEBZ1-ND - BOARD EVAL FOR ADF411X NO CHIP
Data Sheet
ADF4110/ADF4111/ADF4112/ADF4113
Rev. F | Page 5 of 28
TIMING CHARACTERISTICS
Guaranteed by design but not production tested. AVDD = DVDD = 3 V ± 10%, 5 V ± 10%; AVDD ≤ VP ≤ 6 V;
AGND = DGND = CPGND = 0 V; RSET = 4.7 kΩ; TA = TMIN to TMAX, unless otherwise noted.
Table 2.
Parameter
Limit at TMIN to TMAX (B Version)
Unit
Test Conditions/Comments
t1
10
ns min
DATA to CLOCK setup time
t2
10
ns min
DATA to CLOCK hold time
t3
25
ns min
CLOCK high duration
t4
25
ns min
CLOCK low duration
t5
10
ns min
CLOCK to LE setup time
t6
20
ns min
LE pulse width
CLOCK
DATA
LE
DB23 (MSB)
DB22
DB2
DB1
(CONTROL BIT C2)
DB0 (LSB)
(CONTROL BIT C1)
t1
t2
t3
t4
t5
t6
03
49
6-
00
2
Figure 2. Timing Diagram
相關(guān)PDF資料
PDF描述
VE-2WT-MW-S CONVERTER MOD DC/DC 6.5V 100W
X9315UMT1 IC XDCP 32-TAP 50K 3WIRE 8-MSOP
VE-2WR-MW-S CONVERTER MOD DC/DC 7.5V 100W
ADF4153BCPZ-RL7 IC FRACTION-N FREQ SYNTH 20LFCSP
ADF4117BRUZ-RL7 IC PLL RF FREQ SYNTHESZR 16TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADF4113 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:400 MHz to 6 GHz Broadband Quadrature Modulator
ADF4113BCHIPS 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:RF PLL Frequency Synthesizers
ADF4113BCP 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 20-Pin LFCSP EP
ADF4113BCP-REEL 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 20-Pin LFCSP EP T/R
ADF4113BCP-REEL7 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 20-Pin LFCSP EP T/R