參數(shù)資料
型號(hào)： ADF4108BRUZ
廠商： ANALOG DEVICES INC
元件分類： XO, clock
英文描述： PLL Frequency Synthesizer
中文描述： PLL FREQUENCY SYNTHESIZER, 8000 MHz, PDSO16
封裝： LEAD FREE, TSSOP-16
文件頁(yè)數(shù)： 9/20頁(yè)
文件大?。?/td> 350K
代理商： ADF4108BRUZ
ADF4108
THEORY OF OPERATION
REFERENCE INPUT STAGE
The reference input stage is shown in Figure 11. SW1 and SW2
are normally closed switches. SW3 is normally open. When
power-down is initiated, SW3 is closed and SW1 and SW2 are
opened. This ensures that there is no loading of the REF
IN
pin
on power-down.
Rev. 0 | Page 9 of 20
100k
NC
REF
IN
NC
NO
SW1
SW2
BUFFER
SW3
TO R COUNTER
POWER-DOWN
CONTROL
0
Figure 11. Reference Input Stage
RF INPUT STAGE
The RF input stage is shown in Figure 12. It is followed by a
2-stage limiting amplifier to generate the CML clock levels
needed for the prescaler.
500
1.6V
500
AGND
RF
IN
A
RF
IN
B
AV
DD
BIAS
GENERATOR
0
Figure 12. RF Input Stage
PRESCALER (P/P + 1)
The dual-modulus prescaler (P/P + 1), along with the A and B
counters, enables the large division ratio, N, to be realized (N =
BP + A). The dual-modulus prescaler, operating at CML levels,
takes the clock from the RF input stage and divides it down to a
manageable frequency for the CMOS A and B counters. The
prescaler is programmable. It can be set in software to 8/9,
16/17, 32/33, or 64/65. It is based on a synchronous 4/5 core. A
minimum divide ratio is possible for contiguous output
frequencies. This minimum is determined by P, the prescaler
value, and is given by: (P
2
– P).
A AND B COUNTERS
The A and B CMOS counters combine with the dual-modulus
prescaler to allow a wide ranging division ratio in the PLL
feedback counter. The counters are specified to work when the
prescaler output is 300 MHz or less. Thus, with an RF input
frequency of 4.0 GHz, a prescaler value of 16/17 is valid but a
value of 8/9 is not valid.
Pulse Swallow Function
The A and B counters, in conjunction with the dual-modulus
prescaler, make it possible to generate output frequencies that
are spaced only by the reference frequency divided by R. The
equation for the VCO frequency is as follows:
(
)
[
]
R
f
A
B
P
f
REFIN
VCO
×
+
×
=
where:
f
VCO
is the output frequency of external voltage controlled
oscillator (VCO).
P
is the preset modulus of dual-modulus prescaler (8/9, 16/17,
and so on.).
B
is the preset divide ratio of binary 13-bit counter (3 to 8191).
A
is the preset divide ratio of binary 6-bit swallow counter (0 to
63).
f
REFIN
is the external reference frequency oscillator.
LOAD
LOAD
FROM RF
INPUT STAGE
PRESCALER
P/P + 1
13-BIT B
TO PFD
6-BIT A
COUNTER
N DIVIDER
MODULUS
CONTROL
N = BP + A
0
Figure 13. A and B Counters
R COUNTER
The 14-bit R counter allows the input reference frequency to be
divided down to produce the reference clock to the phase
frequency detector (PFD). Division ratios from 1 to 16,383 are
allowed.
PHASE FREQUENCY DETECTOR AND CHARGE
PUMP
The phase frequency detector (PFD) takes inputs from the R
counter and N counter (N = BP + A) and produces an output
proportional to the phase and frequency difference between
them. Figure 14 is a simplified schematic. The PFD includes a
programmable delay element that controls the width of the
antibacklash pulse. This pulse ensures that there is no dead zone
in the PFD transfer function and minimizes phase noise and
reference spurs. Two bits in the reference counter latch, ABP2
and ABP1, control the width of the pulse. (See Figure 17.)
相關(guān)PDF資料
PDF描述
ADF4108BRUZ-RL PLL Frequency Synthesizer
ADF4108BRUZ-RL7 PLL Frequency Synthesizer
ADF4113BCHIPS Circular Connector; No. of Contacts:37; Series:LJT06R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:15-35
ADF4113BCP Circular Connector; No. of Contacts:5; Series:LJT06R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:15-5
ADF4113BRU Circular Connector; No. of Contacts:24; Series:LJT06R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:17; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:17-25
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADF4108BRUZ-RL 制造商:AD 制造商全稱:Analog Devices 功能描述:PLL Frequency Synthesizer
ADF4108BRUZ-RL7 制造商:AD 制造商全稱:Analog Devices 功能描述:PLL Frequency Synthesizer
ADF4108L703F 制造商:AD 制造商全稱:Analog Devices 功能描述:PLL Frequency Synthesizer
ADF4108S 制造商:AD 制造商全稱:Analog Devices 功能描述:PLL Frequency Synthesizer
ADF4110 制造商:AD 制造商全稱:Analog Devices 功能描述:RF PLL Frequency Synthesizers
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*