鍨嬭櫉锛� | ADF4106BRU |
寤犲晢锛� | Analog Devices Inc |
鏂囦欢闋佹暩(sh霉)锛� | 21/24闋� |
鏂囦欢澶�?銆�?/td> | 0K |
鎻忚堪锛� | IC PLL FREQ SYNTHESIZER 16-TSSOP |
妯�(bi膩o)婧�(zh菙n)鍖呰锛� | 96 |
椤炲瀷锛� | 鏅�(sh铆)閻�/闋荤巼鍚堟垚鍣紝RF |
PLL锛� | 鏄� |
杓稿叆锛� | CMOS锛孴TL |
杓稿嚭锛� | 鏅�(sh铆)閻� |
闆昏矾鏁�(sh霉)锛� | 1 |
姣旂巼 - 杓稿叆:杓稿嚭锛� | 2:1 |
宸垎 - 杓稿叆:杓稿嚭锛� | 鏄�/鐒� |
闋荤巼 - 鏈€澶э細 | 6GHz |
闄ゆ硶鍣�/涔樻硶鍣細 | 鐒�/鐒� |
闆绘簮闆诲锛� | 2.7 V ~ 3.3 V |
宸ヤ綔婧害锛� | -40°C ~ 85°C |
瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
灏佽/澶栨锛� | 16-TSSOP锛�0.173"锛�4.40mm 瀵級 |
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 | 16-TSSOP |
鍖呰锛� | 绠′欢 |
閰嶇敤锛� | EVAL-ADF4106EBZ1-ND - BOARD EVAL FOR ADF4106 |
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
---|---|
ADF4106SCPZ-EP | IC PLL FREQ SYNTHESIZER 20LFCSP |
ADF4107BCPZ | IC PLL FREQ SYNTHESIZER 20LFCSP |
ADF4108BCPZ | IC PLL FREQUENCY SYNTH 20-LFCSP |
ADF4113BRU | IC SYNTH PLL RF 4.0GHZ 16-TSSOP |
ADF4113HVBRUZ-RL7 | IC CHARGE PUMP HV SYNTH 16-TSSOP |
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
---|---|
ADF4106BRU-REEL | 鍔熻兘鎻忚堪:IC PLL FREQ SYNTHESIZER 16-TSSOP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏅�(sh铆)閻�/瑷�(j矛)鏅�(sh铆) - 鏅�(sh铆)閻樼櫦(f膩)鐢熷櫒锛孭LL锛岄牷鐜囧悎鎴愬櫒 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1,000 绯诲垪:Precision Edge® 椤炲瀷:鏅�(sh铆)閻�/闋荤巼鍚堟垚鍣� PLL:鐒� 杓稿叆:CML锛孭ECL 杓稿嚭:CML 闆昏矾鏁�(sh霉):1 姣旂巼 - 杓稿叆:杓稿嚭:2:1 宸垎 - 杓稿叆:杓稿嚭:鏄�/鏄� 闋荤巼 - 鏈€澶�:10.7GHz 闄ゆ硶鍣�/涔樻硶鍣�:鐒�/鐒� 闆绘簮闆诲:2.375 V ~ 3.6 V 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:16-VFQFN 瑁搁湶鐒婄洡锛�16-MLF? 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:16-MLF?锛�3x3锛� 鍖呰:甯跺嵎 (TR) 鍏跺畠鍚嶇ū:SY58052UMGTRSY58052UMGTR-ND |
ADF4106BRU-REEL7 | 鍔熻兘鎻忚堪:IC PLL FREQ SYNTHESIZER 16-TSSOP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏅�(sh铆)閻�/瑷�(j矛)鏅�(sh铆) - 鏅�(sh铆)閻樼櫦(f膩)鐢熷櫒锛孭LL锛岄牷鐜囧悎鎴愬櫒 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1,000 绯诲垪:Precision Edge® 椤炲瀷:鏅�(sh铆)閻�/闋荤巼鍚堟垚鍣� PLL:鐒� 杓稿叆:CML锛孭ECL 杓稿嚭:CML 闆昏矾鏁�(sh霉):1 姣旂巼 - 杓稿叆:杓稿嚭:2:1 宸垎 - 杓稿叆:杓稿嚭:鏄�/鏄� 闋荤巼 - 鏈€澶�:10.7GHz 闄ゆ硶鍣�/涔樻硶鍣�:鐒�/鐒� 闆绘簮闆诲:2.375 V ~ 3.6 V 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:16-VFQFN 瑁搁湶鐒婄洡锛�16-MLF? 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:16-MLF?锛�3x3锛� 鍖呰:甯跺嵎 (TR) 鍏跺畠鍚嶇ū:SY58052UMGTRSY58052UMGTR-ND |
ADF4106BRUZ | 鍔熻兘鎻忚堪:IC PLL FREQ SYNTHESIZER 16-TSSOP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏅�(sh铆)閻�/瑷�(j矛)鏅�(sh铆) - 鏅�(sh铆)閻樼櫦(f膩)鐢熷櫒锛孭LL锛岄牷鐜囧悎鎴愬櫒 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:2,000 绯诲垪:- 椤炲瀷:PLL 闋荤巼鍚堟垚鍣� PLL:鏄� 杓稿叆:鏅堕珨 杓稿嚭:鏅�(sh铆)閻� 闆昏矾鏁�(sh霉):1 姣旂巼 - 杓稿叆:杓稿嚭:1:1 宸垎 - 杓稿叆:杓稿嚭:鐒�/鐒� 闋荤巼 - 鏈€澶�:1GHz 闄ゆ硶鍣�/涔樻硶鍣�:鏄�/鐒� 闆绘簮闆诲:4.5 V ~ 5.5 V 宸ヤ綔婧害:-20°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:16-LSSOP锛�0.175"锛�4.40mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:16-SSOP 鍖呰:甯跺嵎 (TR) 鍏跺畠鍚嶇ū:NJW1504V-TE1-NDNJW1504V-TE1TR |
ADF4106BRUZ | 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:PLL/FREQUENCY SYNTHESIZER IC |
ADF4106BRUZ-R7 | 鍔熻兘鎻忚堪:IC PLL FREQ SYNTHESIZER 16TSSOP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏅�(sh铆)閻�/瑷�(j矛)鏅�(sh铆) - 鏅�(sh铆)閻樼櫦(f膩)鐢熷櫒锛孭LL锛岄牷鐜囧悎鎴愬櫒 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1,000 绯诲垪:Precision Edge® 椤炲瀷:鏅�(sh铆)閻�/闋荤巼鍚堟垚鍣� PLL:鐒� 杓稿叆:CML锛孭ECL 杓稿嚭:CML 闆昏矾鏁�(sh霉):1 姣旂巼 - 杓稿叆:杓稿嚭:2:1 宸垎 - 杓稿叆:杓稿嚭:鏄�/鏄� 闋荤巼 - 鏈€澶�:10.7GHz 闄ゆ硶鍣�/涔樻硶鍣�:鐒�/鐒� 闆绘簮闆诲:2.375 V ~ 3.6 V 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:16-VFQFN 瑁搁湶鐒婄洡锛�16-MLF? 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:16-MLF?锛�3x3锛� 鍖呰:甯跺嵎 (TR) 鍏跺畠鍚嶇ū:SY58052UMGTRSY58052UMGTR-ND |