- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373976 > ADCMP563 (Analog Devices, Inc.) Dual High Speed ECL Comparators PDF資料下載
參數(shù)資料
| 型號： | ADCMP563 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Dual High Speed ECL Comparators |
| 中文描述： | 雙高速ECL比較 |
| 文件頁數(shù)： | 10/16頁 |
| 文件大?。?/td> | 326K |
| 代理商： | ADCMP563 |
ADCMP563/ADCMP564
TIMING INFORMATION
Rev. A | Page 10 of 16
50%
50%
V
REF
± V
OS
50%
DIFFERENTIAL
INPUT VOLTAGE
LATCH ENABLE
Q OUTPUT
Q OUTPUT
LATCH ENABLE
t
H
t
PDL
t
PDH
t
PLOH
t
PLOL
t
R
t
F
V
IN
V
OD
t
S
t
PL
0
Figure 18. System Timing Diagram
Figure 18 shows the compare and latch features of the ADCMP563. Table 4 describes the terms in the diagram.
Table 4. Timing Descriptions
Symbol
Timing
t
PDH
Input to Output High Delay
Description
Propagation delay measured from the time the input signal crosses the reference (± the
input offset voltage) to the 50% point of an output low-to-high transition.
Propagation delay measured from the time the input signal crosses the reference (± the
input offset voltage) to the 50% point of an output high-to-low transition.
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output low-to-high transition.
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output high-to-low transition.
Minimum time after the negative transition of the latch enable signal that the input signal
must remain unchanged to be acquired and held at the outputs.
Minimum time the latch enable signal must be high to acquire an input signal change.
Minimum time before the negative transition of the latch enable signal that an input
signal change must be present to be acquired and held at the outputs.
Amount of time required to transition from a low to a high output as measured at the
20% and 80% points.
Amount of time required to transition from a high to a low output as measured at the
20% and 80% points.
Difference between the differential input and reference input voltages.
t
PDL
Input to Output Low Delay
t
PLOH
Latch Enable to Output High Delay
t
PLOL
Latch Enable to Output Low Delay
t
H
Minimum Hold Time
t
PL
t
S
Minimum Latch Enable Pulse Width
Minimum Setup Time
t
R
Output Rise Time
t
F
Output Fall Time
V
OD
Voltage Overdrive
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADCMP563BRQ | Dual High Speed ECL Comparators |
| ADCMP564 | Dual High Speed ECL Comparators |
| ADCMP564BRQ | Dual High Speed ECL Comparators |
| ADCMP566 | Dual Ultrafast Voltage Comparator |
| ADCMP566BCP | Dual Ultrafast Voltage Comparator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADCMP563_05 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual, High Speed ECL Comparators |
| ADCMP563BCP-R2 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| ADCMP563BCP-RL7 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| ADCMP563BCP-WP | 制造商:Analog Devices 功能描述: |
| ADCMP563BCPZ-R2 | 功能描述:IC COMPARATOR ECL DUAL 16LFCSP RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:通用 元件數(shù):1 輸出類型:CMOS，推挽式，滿擺幅，TTL 電壓 - 電源，單路/雙路(±):2.5 V ~ 5.5 V，±1.25 V ~ 2.75 V 電壓 - 輸入偏移（最小值）:5mV @ 5.5V 電流 - 輸入偏壓（最小值）:1pA @ 5.5V 電流 - 輸出（標(biāo)準(zhǔn)）:- 電流 - 靜態(tài)（最大值）:24µA CMRR, PSRR（標(biāo)準(zhǔn)）:80dB CMRR，80dB PSRR 傳輸延遲（最大）:450ns 磁滯:±3mV 工作溫度:-40°C ~ 85°C 封裝/外殼:6-WFBGA，CSPBGA 安裝類型:表面貼裝 包裝:管件 其它名稱:Q3554586 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。