- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373976 > ADCMP552 (Analog Devices, Inc.) Single Supply High Speed PECL Comparators PDF資料下載
參數(shù)資料
| 型號： | ADCMP552 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Single Supply High Speed PECL Comparators |
| 中文描述： | 單電源高速PECL的比較 |
| 文件頁數(shù)： | 6/14頁 |
| 文件大小： | 522K |
| 代理商： | ADCMP552 |
ADCMP551/ADCMP552/ADCMP553
Preliminary Technical Data
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Rev. PrB | Page 6 of 14
0
ADCMP551
TOP VIEW
(Not to Scale)
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
–INA
+INA
QA
QA
V
CCO
V
CCI
LEA
LEA
–INB
+INB
QB
QB
V
CCO
AGND
LEB
LEB
0
ADCMP552
TOP VIEW
(Not to Scale)
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
–INA
QA
QA
V
CCO
V
CCI
LEA
LEA
V
CCO
+INA
HYSA
–INB
QB
QB
V
CCO
AGND
LEB
LEB
V
CCO
+INB
HYSB
0
ADCMP553
TOP VIEW
(Not to Scale)
1
2
3
4
8
7
6
5
LEA
LEA
+INA
–INA
QA
Figure 2. ADCMP551 16-Lead QSOP Pin
Configuration
Figure 3. ADCMP552 20-Lead QSOP Pin
Configuration
Figure 4. ADCMP553 8-Lead MSOP Pin Configuration
Table 3. ADCMP551/ADCMP552/ADCMP553 Pin Function Descriptions
Pin No.
ADCMP551
ADCMP552
ADCMP553
3, 14
1, 4, 17, 20
1
2
6
Mnemonic
V
CCO
QA
Function
Logic Supply Terminal.
One of Two Complementary Outputs for Channel A. QA is logic high if the
analog voltage at the noninverting input is greater than the analog voltage at
the inverting input (provided the comparator is in the compare mode). See the
description of Pin LEA for more information.
One of Two Complementary Outputs for Channel A. QA is logic low if the analog
voltage at the noninverting input is greater than the analog voltage at the
inverting input (provided the comparator is in the compare mode). See the
description of Pin LEA for more information.
One of Two Complementary Outputs for Channel A Latch Enable. In the
compare mode (logic high), the output tracks changes at the input of the
comparator. In the latch mode (logic low), the output reflects the input state just
prior to the comparator’s being placed in the latch mode. LEA must be driven in
conjunction with LEA.
One of Two Complementary Outputs for Channel A Latch Enable. In the
compare mode (logic high), the output tracks changes at the input of the
comparator. In the latch mode (logic low), the output reflects the input state just
prior to the comparator’s being placed in the latch mode. LEA must be driven in
conjunction with LEA.
Input Supply Terminal.
Inverting Analog Input of the Differential Input Stage for Channel A. The
inverting A input must be driven in conjunction with the noninverting A input.
Noninverting Analog Input of the Differential Input Stage for Channel A. The
noninverting A input must be driven in conjunction with the inverting A input.
Programmable Hysteresis.
Programmable Hysteresis.
Noninverting Analog Input of the Differential Input Stage for Channel B. The
noninverting B input must be driven in conjunction with the inverting B input.
Inverting Analog Input of the Differential Input Stage for Channel B. The
inverting B input must be driven in conjunction with the noninverting B input.
Analog Ground.
2
3
5
QA
4
5
2
LEA
5
6
1
LEA
6
7
7
8
4
V
CCI
INA
8
9
3
+INA
9
10
11
12
HYSA
HYSB
+INB
10
13
INB
11
14
8
AGND
QA
V
CC
AGND
相關PDF資料 |
PDF描述 |
|---|---|
| ADCMP552BRQ | Single Supply High Speed PECL Comparators |
| ADCMP553 | Single Supply High Speed PECL Comparators |
| ADCMP553BRM | Single Supply High Speed PECL Comparators |
| ADCMP561 | Dual High Speed PECL Comparators |
| ADCMP561BRQ | Dual High Speed PECL Comparators |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADCMP552BRQ | 功能描述:IC COMPARATOR PECL/LVPECL 20QSOP RoHS:否 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 類型:通用 元件數(shù):1 輸出類型:CMOS，推挽式，滿擺幅，TTL 電壓 - 電源，單路/雙路(±):2.5 V ~ 5.5 V，±1.25 V ~ 2.75 V 電壓 - 輸入偏移（最小值）:5mV @ 5.5V 電流 - 輸入偏壓（最小值）:1pA @ 5.5V 電流 - 輸出（標準）:- 電流 - 靜態(tài)（最大值）:24µA CMRR, PSRR（標準）:80dB CMRR，80dB PSRR 傳輸延遲（最大）:450ns 磁滯:±3mV 工作溫度:-40°C ~ 85°C 封裝/外殼:6-WFBGA，CSPBGA 安裝類型:表面貼裝 包裝:管件 其它名稱:Q3554586 |
| ADCMP552BRQZ | 功能描述:IC COMPARATOR PECL/LVPECL 20QSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:帶電壓基準 元件數(shù):4 輸出類型:開路漏極 電壓 - 電源，單路/雙路(±):2.5 V ~ 11 V，±1.25 V ~ 5.5 V 電壓 - 輸入偏移（最小值）:10mV @ 5V 電流 - 輸入偏壓（最小值）:- 電流 - 輸出（標準）:0.015mA @ 5V 電流 - 靜態(tài)（最大值）:8.5µA CMRR, PSRR（標準）:80dB CMRR，80dB PSRR 傳輸延遲（最大）:- 磁滯:- 工作溫度:0°C ~ 70°C 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 安裝類型:表面貼裝 包裝:管件 產(chǎn)品目錄頁面:1386 (CN2011-ZH PDF) |
| ADCMP553 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single-Supply, High Speed PECL/LVPECL Comparators |
| ADCMP553BRM | 制造商:Analog Devices 功能描述:Comparator Single 5.25V 8-Pin MSOP 制造商:Analog Devices 功能描述:COMPARATOR SGL 5.25V 8MSOP - Rail/Tube 制造商:Analog Devices 功能描述:3.3V to 5V 1 0.75ns Rp[^ 8MSOP Tube 制造商:Analog Devices 功能描述:IC COMPARATOR HIGH SPEED |
| ADCMP553BRMZ | 功能描述:IC COMPARATOR PECL/LVPECL 8MSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 標準包裝:1 系列:- 類型:通用 元件數(shù):1 輸出類型:CMOS，開路集電極，TTL 電壓 - 電源，單路/雙路(±):2.7 V ~ 5.5 V 電壓 - 輸入偏移（最小值）:7mV @ 5V 電流 - 輸入偏壓（最小值）:0.25µA @ 5V 電流 - 輸出（標準）:84mA @ 5V 電流 - 靜態(tài)（最大值）:120µA CMRR, PSRR（標準）:- 傳輸延遲（最大）:600ns 磁滯:- 工作溫度:-40°C ~ 85°C 封裝/外殼:SC-74A，SOT-753 安裝類型:表面貼裝 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1268 (CN2011-ZH PDF) 其它名稱:*LMV331M5*LMV331M5/NOPBLMV331M5CT |
發(fā)布緊急采購，3分鐘左右您將得到回復。