- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382831 > ADC1443D125HD (NXP Semiconductors N.V.) Dual channel 14-bit ADC; 125 Msps; JESD204B-compliant CGVxpress? serial outputs PDF資料下載
參數(shù)資料
| 型號(hào)： | ADC1443D125HD |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Dual channel 14-bit ADC; 125 Msps; JESD204B-compliant CGVxpress? serial outputs |
| 封裝： | ADC1443D125HD/C1<SOT935-2 (HLQFN56R)|<<http://www.nxp.com/packages/SOT935-2.html<1<Always Pb-free,; |
| 文件頁數(shù)： | 37/50頁 |
| 文件大?。?/td> | 408K |
| 代理商： | ADC1443D125HD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
ADC1443D_SER
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Objective data sheet
Rev. 1 — 28 September 2011
37 of 50
NXP Semiconductors
ADC1443D series
Dual 14-bit ADC; 125, 160 or 200 Msps; JESD204A/B serial outputs
[1]
Local register
2 to 0
CLK_DIV[1:0]
R/W
clock divider selection
divide by 1
divide by 2
divide by 3
divide by 4
divide by 5
divide by 6
divide by 7
divide by 8
000
001
010
011
100
101
110
111
Table 23.
Default settings are shown highlighted.
Bit
Symbol
CLK_CFG register (address 0007h) bit description
…continued
Access
Value
Description
Table 24.
Default settings are shown highlighted.
Bit
Symbol
7 to 3
-
2 to 0
INTREF[2:0]
[1]
INTERNAL_REF register (address 0008h) bit description
Access
-
R/W
Value
-
-
Description
not used
see
Table 10
Table 25.
Default settings are shown highlighted.
Bit
Symbol
7 to 2
-
1
ADC_B
CHANNEL_SEL register (address 0009h) bit description
Access
-
R/W
Value
-
Description
not used
channel B selection for next SPI operation in local
registers
not selected
selected
channel A selection for next SPI operation in local
registers
not selected
selected
0
1
0
ADC_A
R/W
0
1
Table 26.
Default settings are shown highlighted.
Bit
Symbol
7 to 3
-
2
DATA_SWAP
[1]
OUTPUT_CFG register (address 0011h) bit description
Access
-
R/W
Value
-
Description
not used
output data bits swapped
no swapping
MSBs swapped with LSBs
0
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC1443D160HD | Dual channel 14-bit ADC; 160 Msps; JESD204B-compliant CGVxpress? serial outputs |
| ADC1443D200HD | Dual channel 14-bit ADC; 200 Msps; JESD204B-compliant CGVxpress? serial outputs |
| ADC1610S065HN | Single 16-bit ADC 65 Msps CMOS or LVDS DDR digital outputs |
| ADC1610S065HN | Single 16-bit ADC 65 Msps CMOS or LVDS DDR digital outputs |
| ADC1610S080HN | Single 16-bit ADC 80 Msps CMOS or LVDS DDR digital outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC1443D125W1-DB | 制造商:Integrated Device Technology Inc 功能描述:BOARD - Boxed Product (Development Kits) |
| ADC1443D125W4-DB | 制造商:Integrated Device Technology Inc 功能描述:BOARD - Boxed Product (Development Kits) |
| ADC1443D125WO-DB | 制造商:Integrated Device Technology Inc 功能描述:BOARD - Boxed Product (Development Kits) |
| ADC1443D160HD-C1 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
| ADC1443D160HD-C18 | 制造商:Integrated Device Technology Inc 功能描述:HLQFN56R - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。