- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382831 > ADC1413S105HN (NXP Semiconductors N.V.) Single 14 bits ADC; 105 Msps; serial JESD204A PDF資料下載
參數(shù)資料
| 型號： | ADC1413S105HN |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設及接口 |
| 英文描述： | Single 14 bits ADC; 105 Msps; serial JESD204A |
| 封裝： | ADC1413S105HN/C1<SOT1152-1 (HVQFN32R)|<<http://www.nxp.com/packages/SOT1152-1.html<1<Always Pb-free,;ADC1413S105HN/C1<SOT1152-1 (HVQFN32R)|<<http://www.nxp.com/packages/S |
| 文件頁數(shù)： | 32/38頁 |
| 文件大?。?/td> | 780K |
| 代理商： | ADC1413S105HN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當前第32頁第33頁第34頁第35頁第36頁第37頁第38頁
ADC1413S_SER
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 2 — 8 June 2011
32 of 38
NXP Semiconductors
ADC1413S series
Single 14-bit ADC: serial JESD204A interface
2
LANE_POL
R/W
defines lane polarity:
lane polarity is normal
lane polarity is inverted
reserved
lane power-down control:
lane is operational
lane is in Power-down mode
0
1
0
1
0
RESERVED
Lane_PD
R/W
R/W
0
1
Table 45.
Default values are highlighted.
Bit
Symbol
Lane_0_Ctrl (address 0871h)
…continued
Access
Value
Description
Table 46.
Default values are highlighted.
Bit
Symbol
7 to 6
-
5 to 4
ADC_MODE[1:0]
ADC_0_Ctrl (address 0891h)
Access
-
R/W
Value
00
Description
not used
defines input type of JESD204A unit
ADC output is connected to the JESD204A input
not used
JESD204A input is fed with a dummy constant, set to: OTR = 0
and ADC[13:0] = “10011011101010”
JESD204A is fed with a PRBS generator (PRBS type is defined
with “PRBS_TYPE[1:0]” (Ser_PRBS_ctrl register)
not used
ADC power-down control:
ADC is operational
ADC is in Power-down mode
00
(reset)
01
10
11
3 to 1
0
-
ADC_PD
-
R/W
000
0
1
相關PDF資料 |
PDF描述 |
|---|---|
| ADC1413S125HN | Single 14 bits ADC; 125Msps; serial JESD204A |
| ADC1443D125HD | Dual channel 14-bit ADC; 125 Msps; JESD204B-compliant CGVxpress? serial outputs |
| ADC1443D125HD | Dual channel 14-bit ADC; 125 Msps; JESD204B-compliant CGVxpress? serial outputs |
| ADC1443D160HD | Dual channel 14-bit ADC; 160 Msps; JESD204B-compliant CGVxpress? serial outputs |
| ADC1443D200HD | Dual channel 14-bit ADC; 200 Msps; JESD204B-compliant CGVxpress? serial outputs |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADC1413S105HN/C1,5 | 功能描述:模數(shù)轉換器 - ADC SGL 14b ADC 105MSPS SERIAL JESD204A RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1413S105HN/C1+551 | 制造商:NXP Semiconductors 功能描述:Tray |
| ADC1413S105HN-C1 | 功能描述:模數(shù)轉換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1413S105HN-C18 | 制造商:Integrated Device Technology Inc 功能描述:HVQFN32 - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。