- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382831 > ADC1413D065HN (NXP Semiconductors N.V.) Dual 14 bits ADC; 65 Msps; serial JESD204A PDF資料下載
參數(shù)資料
| 型號(hào)： | ADC1413D065HN |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Dual 14 bits ADC; 65 Msps; serial JESD204A |
| 封裝： | ADC1413D065HN/C1<SOT684-7 (HVQFN56)|<<http://www.nxp.com/packages/SOT684-7.html<1<Always Pb-free,;ADC1413D065HN/C1<SOT684-7 (HVQFN56)|<<http://www.nxp.com/packages/SOT684 |
| 文件頁數(shù)： | 36/43頁 |
| 文件大?。?/td> | 698K |
| 代理商： | ADC1413D065HN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
ADC1413D_SER
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 6 — 8 June 2011
36 of 43
NXP Semiconductors
ADC1413D series
Dual 14-bit ADC; serial JESD204A interface
0
LANE_PD
R/W
lane power-down control:
lane is operational
lane is in Power-down mode
0
1
Table 50.
Default values are highlighted.
Bit
Symbol
Lane0_0_Ctrl (address 0870h)
…continued
Access
Value
Description
Table 51.
Default values are highlighted.
Bit
Symbol
7
-
6
SCR_IN_MODE
Lane1_0_Ctrl (address 0871h)
Access
-
R/W
Value
0
Description
not used
defines the input type for scrambler and 8-bit/10-bit units:
(normal mode) = input of the scrambler and 8-bit/10-bit
units is the output of the frame assembly unit.
input of the scrambler and 8-bit/10-bit units is the PRBS
generator (PRBS type is defined with “PRBS_TYPE[1:0]”
(Ser_PRBS_Ctrl register)
defines output type of lane output unit:
normal mode: lane output is the 8-bit/10-bit output unit
constant mode: lane output is set to a constant (0x0)
toggle mode: lane output is toggling between 0x0 and 0x1
PRBS mode: lane output is the PRSB generator (PRBS type is
defined with “PRBS_TYPE[1:0]” (Ser_PRBS_Ctrl register)
not used
defines lane polarity:
lane polarity is normal
lane polarity is inverted
defines lane clock polarity:
lane clock provided to the serializer is active on positive
edge
lane clock provided to the serializer is active on negative edge
lane power-down control:
lane is operational
lane is in Power-down mode
0
(reset)
1
5 to 4
LANE_MODE[1:0]
R/W
00
(reset)
01
10
11
3
2
-
LANE_POL
-
R/W
0
0
1
1
LANE_CLK_POS_EDGE R/W
0
1
0
LANE_PD
R/W
0
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC1413D080HN | Dual 14 bits ADC; 80 Msps; serial JESD204A |
| ADC1413D105HN | Dual 14 bits ADC; 105 Msps; serial JESD204A |
| ADC1413D125HN | Dual 14 bits ADC; 125 Msps; serial JESD204A |
| ADC1413S065HN | Single 14 bits ADC; 65 Msps; serial JESD204A |
| ADC1413S065HN | Single 14 bits ADC; 65 Msps; serial JESD204A |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC1413D065HN/C1,5 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC DUAL 14b ADC 65 MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1413D065HN-C1 | 制造商:Integrated Device Technology Inc 功能描述:HVQFN40 - Bulk |
| ADC1413D065HN-C18 | 制造商:Integrated Device Technology Inc 功能描述:HVQFN40 - Tape and Reel |
| ADC1413D065W1/DB,598 | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 ADC DEMO BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。