- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382831 > ADC1413D065HN (NXP Semiconductors N.V.) Dual 14 bits ADC; 65 Msps; serial JESD204A PDF資料下載
參數(shù)資料
| 型號： | ADC1413D065HN |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Dual 14 bits ADC; 65 Msps; serial JESD204A |
| 封裝： | ADC1413D065HN/C1<SOT684-7 (HVQFN56)|<<http://www.nxp.com/packages/SOT684-7.html<1<Always Pb-free,;ADC1413D065HN/C1<SOT684-7 (HVQFN56)|<<http://www.nxp.com/packages/SOT684 |
| 文件頁數(shù)： | 32/43頁 |
| 文件大?。?/td> | 698K |
| 代理商： | ADC1413D065HN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
ADC1413D_SER
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 6 — 8 June 2011
32 of 43
NXP Semiconductors
ADC1413D series
Dual 14-bit ADC; serial JESD204A interface
Table 30.
Default values are highlighted.
Bit
Symbol
7
-
6
TRISTATE_CFG_PINS
Ser_Control1 (address 0805h)
Access
-
R/W
Value
0
1
Description
not used
pins CFG3 to CFG0 are set to high-impedance. Switch to 0
automatically after start-up or reset.
defines the sync signal polarity:
synchronization signal is active LOW
synchronization signal is active HIGH
defines the input mode of the sync signal:
synchronization input mode is set in Differential mode
synchronization input mode is set in Single-ended mode
not used
LSBs are swapped with MSBs at the scrambler input:
disable
enable
LSBs are swapped with MSBs at the 8-bit/10-bit encoder input:
disable
enable
LSBs are swapped with MSBs at the lane input:
disable
5
SYNC_POL
R/W
0
1
4
SYNC_SINGLE_ENDED R/W
0
1
1
3
2
-
REV_SCR
-
-
0
1
1
REV_ENCODER
-
0
1
0
REV_SERIAL
-
0
1
enable
Table 31.
Default values are highlighted.
Bit
Symbol
7 to 2
-
1
SWAP_LANE_0_1
Ser_Control2 (address 0806h)
Access
-
R/W
Value
000000
Description
not used
swaps the outputs of the JESD204A unit. (output buffer A is
connected to Lane 1, output buffer B is connected to Lane 0):
disable
enable
swaps the inputs of the JESD204A unit. (ADC A output is
connected to input B, ADC B is connected to input A):
disable
enable
0
1
0
SWAP_ADC_A_B
R/W
0
1
Table 32.
Default values are highlighted.
Bit
Symbol
7 to 3
-
2 to 0
SWING_SEL[2:0]
Ser_Analog_Ctrl (address 0808h)
Access
-
R/W
Value
00000
011
Description
not used
defines the swing output for the lane pads
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC1413D065HN | Dual 14 bits ADC; 65 Msps; serial JESD204A |
| ADC1413D080HN | Dual 14 bits ADC; 80 Msps; serial JESD204A |
| ADC1413D105HN | Dual 14 bits ADC; 105 Msps; serial JESD204A |
| ADC1413D125HN | Dual 14 bits ADC; 125 Msps; serial JESD204A |
| ADC1413S065HN | Single 14 bits ADC; 65 Msps; serial JESD204A |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC1413D065HN/C1,5 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC DUAL 14b ADC 65 MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1413D065HN-C1 | 制造商:Integrated Device Technology Inc 功能描述:HVQFN40 - Bulk |
| ADC1413D065HN-C18 | 制造商:Integrated Device Technology Inc 功能描述:HVQFN40 - Tape and Reel |
| ADC1413D065W1/DB,598 | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 ADC DEMO BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購，3分鐘左右您將得到回復。