- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382831 > ADC1410S080HN (NXP Semiconductors N.V.) Single 14-bit ADC 80 Msps CMOS or LVDS DDR digital outputs PDF資料下載
參數(shù)資料
| 型號： | ADC1410S080HN |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Single 14-bit ADC 80 Msps CMOS or LVDS DDR digital outputs |
| 封裝： | ADC1410S080HN/C1<SOT618-1 (HVQFN40)|<<http://www.nxp.com/packages/SOT618-1.html<1<Always Pb-free,;ADC1410S080HN/C1<SOT618-1 (HVQFN40)|<<http://www.nxp.com/packages/SOT618 |
| 文件頁數(shù)： | 17/40頁 |
| 文件大?。?/td> | 551K |
| 代理商： | ADC1410S080HN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
ADC1410S_SER
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 4 — 24 December 2010
17 of 40
NXP Semiconductors
ADC1410S series
Single 14-bit ADC; CMOS or LVDS DDR digital output
11.1.4
Selecting the output data format
The output data format can be selected via the SPI interface (offset binary, two’s
complement or gray code; see
Table 23
) or using pin DFS in Pin control mode (offset
binary or two’s complement). Offset binary is selected when DFS is LOW. When DFS is
HIGH, two’s complement is selected.
11.2 Analog inputs
11.2.1
Input stage
The analog input of the ADC1410S supports a differential or a single-ended input drive.
Optimal performance is achieved using differential inputs with the common-mode input
voltage (V
I(cm)
) on pins INP and INM set to 0.5V
DDA
.
The full-scale analog input voltage range is configurable between 1 V (p-p) and 2 V (p-p)
via a programmable internal reference (see
Section 11.3
and
Table 22
).
The equivalent circuit of the sample and hold input stage, including Electrostatic
Discharge (ESD) protection and circuit and package parasitics, is shown in
Figure 20
.
The sample phase occurs when the internal clock (derived from the clock signal on pin
CLKP/CLKM) is HIGH. The voltage is then held on the sampling capacitors. When the
clock signal goes LOW, the stage enters the hold phase and the voltage information is
transmitted to the ADC core.
Fig 20. Input sampling circuit
005aaa043
INP
Package
ESD
Parasitics
Switch
Ron = 15
Ω
4 pF
4 pF
Sampling
capacitor
Sampling
capacitor
Switch
Ron = 15
Ω
INM
8
7
Internal
clock
Internal
clock
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC1410S105HN | Single 14-bit ADC 105 Msps CMOS or LVDS DDR digital outputs |
| ADC1410S125HN | Single 14-bit ADC 125 Msps CMOS or LVDS DDR digital outputs |
| ADC1412D065HN | Dual 14-bit ADC 65 Msps CMOS or LVDS DDR digital outputs |
| ADC1412D065HN | Dual 14-bit ADC 65 Msps CMOS or LVDS DDR digital outputs |
| ADC1412D080HN | Dual 14-bit ADC 80 Msps CMOS or LVDS DDR digital outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC1410S080HN,518 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC SNGLE 14b ADC 80MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1410S080HN/C1,5 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC SGL 14b ADC 80 MSPS CMOS OR LVDS DDR RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1410S080HN-C1 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1410S080HN-C18 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。