- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384090 > ADC1215S065HN (NXP Semiconductors N.V.) Single 12-bit ADC 65 Msps with Input Buffer CMOS or LVDS DDR digital outputs PDF資料下載
參數(shù)資料
| 型號： | ADC1215S065HN |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設及接口 |
| 英文描述： | Single 12-bit ADC 65 Msps with Input Buffer CMOS or LVDS DDR digital outputs |
| 封裝： | ADC1215S065HN/C1<SOT618-6 (HVQFN40)|<<http://www.nxp.com/packages/SOT618-6.html<1<Always Pb-free,;ADC1215S065HN/C1<SOT618-6 (HVQFN40)|<<http://www.nxp.com/packages/SOT618 |
| 文件頁數(shù)： | 19/42頁 |
| 文件大小： | 292K |
| 代理商： | ADC1215S065HN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
ADC1215S_SER
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 2 — 13 January 2011
19 of 42
NXP Semiconductors
ADC1215S series
Single 12-bit ADC; input buffer; CMOS or LVDS DDR digital output
The integrated input buffer offers the following advantages:
The kickback effect is avoided - the charge injection and glitches generated by the
S/H input stage are isolated from the input circuitry, so there is no need for additional
filtering.
The input capacitance is very low and constant over a wide frequency range, which
makes the ADC1215S easy to drive.
The sample phase occurs when the internal clock (derived from the clock signal on pin
CLKP/CLKM) is HIGH. The voltage is then held on the sampling capacitors. When the
clock signal goes LOW, the stage enters the hold phase and the voltage information is
transmitted to the ADC core.
Fig 14. Input sampling circuit and input buffer
005aaa107
INP
package
ESD
parasitics
switch
Ron = 15
Ω
4 pF
4 pF
sampling
capacitor
sampling
capacitor
switch
Ron = 15
Ω
INM
8
7
internal
clock
internal
clock
INPUT
BUFFER
相關PDF資料 |
PDF描述 |
|---|---|
| ADC1215S080HN | Single 12-bit ADC 80 Msps with Input Buffer CMOS or LVDS DDR digital outputs |
| ADC1215S105HN | Single 12-bit ADC 105 Msps with Input Buffer CMOS or LVDS DDR digital outputs |
| ADC1215S125HN | Single 12-bit ADC 125 Msps with Input Buffer CMOS or LVDS DDR digital outputs |
| ADC1415S065F1 | |
| ADC1415S065HN | Single 14-bit ADC 65 Msps with Input Buffer CMOS or LVDS DDR digital outputs |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADC1215S065HN/C1 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single 12-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps with input buffer; CMOS or LVDS DDR digital outputs |
| ADC1215S065HN/C1,5 | 功能描述:模數(shù)轉換器 - ADC SGL 12BIT ADC 65MSPS IN BUF CMOS/LVDS DDR RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1215S065HN-C1 | 制造商:Integrated Device Technology Inc 功能描述:HVQFN40 - Bulk |
| ADC1215S065HN-C18 | 制造商:Integrated Device Technology Inc 功能描述:HVQFN40 - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。