參數(shù)資料
型號(hào)： ADC1212D125HN
廠商： NXP Semiconductors N.V.
元件分類： 外設(shè)及接口
英文描述： Dual 12-bit ADC; 125 Msps;
封裝： ADC1212D125HN/C1<SOT804-3|<<<1<Always Pb-free,;ADC1212D125HN/C1<SOT804-3|<<<1<Always Pb-free,;
文件頁(yè)數(shù)： 18/42頁(yè)
文件大?。?/td> 1407K
代理商： ADC1212D125HN
ADC1212D_SER
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 2 — 4 March 2011
18 of 42
NXP Semiconductors
ADC1212D series
Dual 12-bit ADC: CMOS or LVDS DDR digital outputs
11.1.4
Selecting the output data format
The output data format can be selected via the SPI interface (offset binary,
two’s complement or gray code; see
Table 24
) or by using pin DFS in Pin control mode
(offset binary or two’s complement). Offset binary is selected when DFS is LOW. When
DFS is HIGH, two’s complement is selected.
11.2 Analog inputs
11.2.1
Input stage
The analog input of the ADC1212D supports a differential or a single-ended input drive.
Optimal performance is achieved using differential inputs with the common-mode input
voltage (V
I(cm)
) on pins INAP, INAM, INBP and INBM set to 0.5V
DDA
.
The full-scale analog input voltage range is configurable between 1 V (p-p) and 2 V (p-p)
via a programmable internal reference (see
Section 11.3
and
Table 23
).
The equivalent circuit of the sample-and-hold input stage, including ElectroStatic
Discharge (ESD) protection and circuit and package parasitics, is shown in
Figure 16
.
The sample phase occurs when the internal clock (derived from the clock signal on pin
CLKP/CLKM) is HIGH. The voltage is then held on the sampling capacitors. When the
clock signal goes LOW, the stage enters the hold phase and the voltage information is
transmitted to the ADC core.
11.2.2
Anti-kickback circuitry
Anti-kickback circuitry (RC filter in
Figure 17
is needed to counteract the effects of charge
injection generated by the sampling capacitance.
The RC filter is also used to filter noise from the signal before it reaches the sampling
stage. The value of the capacitor should be chosen to maximize noise attenuation without
degrading the settling time excessively.
Fig 16. Input sampling circuit
005aaa092
INAP/INBP
Package
ESD
Parasitics
Switch
Ron = 14
Ω
4 pF
4 pF
Sampling
capacitor
Sampling
capacitor
Switch
Ron = 14
Ω
INAM/INBM
internal
clock
internal
clock
相關(guān)PDF資料
PDF描述
ADC1213S065HN Single 12 bits ADC; 65 Msps; serial JESD204A
ADC1213S065HN Single 12 bits ADC; 65 Msps; serial JESD204A
ADC1213S080HN Single 12 bits ADC; 80 Msps; serial JESD204A
ADC1213S105HN Single 12 bits ADC; 105 Msps; serial JESD204A
ADC1213S125HN Single 12 bits ADC; 125Msps; serial JESD204A
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADC1212D125HN/C1,5 功能描述:模數(shù)轉(zhuǎn)換器 - ADC DUAL 12BIT ADC 125MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADC1212D125HN-C1 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADC1212D125HN-C18 制造商:Integrated Device Technology Inc 功能描述:HVQFN40 - Tape and Reel
ADC12130 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*