- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384089 > ADC1210S065HN (NXP Semiconductors N.V.) Single 12-bit ADC 65 Msps CMOS or LVDS DDR digital outputs PDF資料下載
參數(shù)資料
| 型號(hào)： | ADC1210S065HN |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Single 12-bit ADC 65 Msps CMOS or LVDS DDR digital outputs |
| 封裝： | ADC1210S065HN/C1<SOT618-1 (HVQFN40)|<<http://www.nxp.com/packages/SOT618-1.html<1<Always Pb-free,;ADC1210S065HN/C1<SOT618-1 (HVQFN40)|<<http://www.nxp.com/packages/SOT618 |
| 文件頁數(shù)： | 32/39頁 |
| 文件大小： | 283K |
| 代理商： | ADC1210S065HN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
ADC1210S_SER
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 23 December 2010
32 of 39
NXP Semiconductors
ADC1210S series
Single 12-bit ADC; CMOS or LVDS DDR digital outputs
Table 24.
Default values are highlighted.
Bit
Symbol
7 to 4
-
3
DAVINV
Output clock register (address 0012h) bit description
Access
Value
0000
Description
not used
output clock data valid (DAV) polarity
normal
inverted
DAV phase select
output clock shifted (ahead) by 6/16
t
clk
output clock shifted (ahead) by 5/16
t
clk
output clock shifted (ahead) by 4/16
t
clk
output clock shifted (ahead) by 3/16
t
clk
output clock shifted (ahead) by 2/16
t
clk
output clock shifted (ahead) by 1/16
t
clk
default value as defined in timing section
output clock shifted (delayed) by 1/16
t
clk
R/W
0
1
2 to 0
DAVPHASE[2:0]
R/W
000
001
010
011
100
101
110
111
Table 25.
Default values are highlighted.
Bit
Symbol
7 to 6
-
Offset register (address 0013h) bit description
Access
Value
00
Description
not used
5 to 0
DIG_OFFSET[5:0]
R/W
digital offset adjustment
+31 LSB
...
0
...
32 LSB
011111
...
000000
...
100000
Table 26.
Default values are highlighted.
Bit
Symbol
7 to 3
-
2 to 0
TESTPAT_SEL[2:0]
Test pattern register 1 (address 0014h) bit description
Access
Value
00000
Description
not used
digital test pattern select
off
mid scale
FS
+FS
toggle ‘1111..1111’/’0000..0000’
custom test pattern
‘1010..1010.’
‘010..1010’
R/W
000
001
010
011
100
101
110
111
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC1210S065HN | Single 12-bit ADC 65 Msps CMOS or LVDS DDR digital outputs |
| ADC1210S080HN | Single 12-bit ADC 80 Msps CMOS or LVDS DDR digital outputs |
| ADC1210S105HN | Single 12-bit ADC 105 Msps CMOS or LVDS DDR digital outputs |
| ADC1210S125HN | Single 12-bit ADC 125 Msps CMOS or LVDS DDR digital outputs |
| ADC1215S065HN | Single 12-bit ADC 65 Msps with Input Buffer CMOS or LVDS DDR digital outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC1210S065HN,518 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12bit 70dB 125MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1210S065HN/C1 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single 12-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital outputs |
| ADC1210S065HN/C1,5 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12bit 70dB 125MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1210S065HN-C1 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。