- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384089 > ADC1115S125HN (NXP Semiconductors N.V.) Single 11-bit ADC 125 Msps with Input Buffer CMOS or LVDS DDR digital outputs PDF資料下載
參數(shù)資料
| 型號： | ADC1115S125HN |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Single 11-bit ADC 125 Msps with Input Buffer CMOS or LVDS DDR digital outputs |
| 封裝： | ADC1115S125HN/C1<SOT618-6 (HVQFN40)|<<http://www.nxp.com/packages/SOT618-6.html<1<Always Pb-free,;ADC1115S125HN/C1<SOT618-6 (HVQFN40)|<<http://www.nxp.com/packages/SOT618 |
| 文件頁數(shù)： | 22/38頁 |
| 文件大?。?/td> | 281K |
| 代理商： | ADC1115S125HN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
ADC1115S125
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 17 December 2010
22 of 38
NXP Semiconductors
ADC1115S125
11-bit, 125 Msps ADC; input buffer; CMOS or LVDS DDR digital outputs
11.5.2
Digital output buffers: LVDS DDR mode
The digital output buffers can be configured as LVDS DDR by setting bit LVDS_CMOS to
logic 1 (see
Table 23
).
Each output should be terminated externally with a 100
Ω
resistor (typical) at the receiver
side (
Figure 26
) or internally via SPI control bits LVDS_INT_TER[2:0] (see
Figure 27
and
Table 32
).
The default LVDS DDR output buffer current is set to 3.5 mA. It can be programmed via
the SPI (bits DAVI[1:0] and DATAI[1:0]; see
Table 31
) in order to adjust the output logic
voltage levels.
Table 13.
LVDS_INT_TER[2:0]
000
001
010
011
100
Fig 26. LVDS DDR digital output buffer - externally terminated
Fig 27. LVDS DDR digital output buffer - internally terminated
LVDS DDR output register 2
Resistor value (
Ω
)
no internal termination
300
180
110
150
VCCO
3.5 mA
typ
D
n
P/D
n + 1
P
D
n
M/D
n + 1
M
OGND
100
Ω
005aaa058
+
+
RECEIVER
VCCO
OGND
005aaa059
D
x
P/D
x
+ 1
P
D
x
M/D
x + 1
M
100
Ω
3.5 mA
typ
+
+
RECEIVER
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC1206S040H | Single 12 bits ADC up to 40 Msps |
| ADC1206S040H | Single 12 bits ADC up to 40 Msps |
| ADC1206S055H | Single 12 bits ADC up to 55 Msps |
| ADC1206S070H | Single 12 bits ADC up to 70 Msps |
| ADC1206S040 | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC1115S125HN/C1 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single 11-bit ADC; 125 Msps with input buffer; CMOS or LVDS DDR digital outputs |
| ADC1115S125HN/C1,5 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC SGL 11b ADC 125MSPS INPUT BUFFER RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1115S125HN-C1 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1115S125HN-C18 | 制造商:Integrated Device Technology Inc 功能描述:HVQFN40 - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。