參數(shù)資料
型號： ADC1015S080HN
廠商： NXP Semiconductors N.V.
元件分類： 外設(shè)及接口
英文描述： Single 10-bit ADC 80 Msps with Input Buffer CMOS or LVDS DDR digital outputs
封裝： ADC1015S080HN/C1<SOT618-6 (HVQFN40)|<<http://www.nxp.com/packages/SOT618-6.html<1<Always Pb-free,;ADC1015S080HN/C1<SOT618-6 (HVQFN40)|<<http://www.nxp.com/packages/SOT618
文件頁數(shù)： 18/42頁
文件大?。?/td> 267K
代理商： ADC1015S080HN
ADC1015S_SER
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 20 December 2010
18 of 42
NXP Semiconductors
ADC1015S series
Single 10-bit ADC; input buffer; CMOS or LVDS DDR digital outputs
11.1.2
Operating mode selection
The active ADC1015S operating mode (Power-up, Power-down or Sleep) can be selected
via the SPI interface (see
Table 19
) or using pins PWD and OE in Pin control mode, as
described in
Table 10
.
Table 10.
Pin PWD
0
0
1
1
11.1.3
Selecting the output data standard
The output data standard (CMOS or LVDS DDR) can be selected via the SPI interface
(see
Table 23
) or using pin ODS in Pin control mode. LVDS DDR is selected when ODS is
HIGH, otherwise CMOS is selected.
11.1.4
Selecting the output data format
The output data format can be selected via the SPI interface (offset binary, two’s
complement or gray code; see
Table 23
) or using pin DFS in Pin control mode (offset
binary or two’s complement). Offset binary is selected when DFS is LOW. When DFS is
HIGH, two’s complement is selected.
11.2 Analog inputs
11.2.1
Input stage
The analog input of the ADC1015S supports a differential or a single-ended input drive.
Optimal performance is achieved using differential inputs. The ADC inputs are internally
biased and need to be decoupled.
The full-scale analog input voltage range is configurable between 1 V (p-p) and 2 V (p-p)
via a programmable internal reference (see
Section 11.3
and
Table 21
).
The equivalent circuit of the input buffer followed by the Sample and Hold (S/H) input
stage, including ElectroStatic Discharge (ESD) protection and circuit and package
parasitics, is shown in
Figure 14
.
Operating mode selection via pin PWD and OE
Pin OE
0
1
0
1
Operating mode
Power-up
Power-up
Sleep
Power-down
Output high-Z
no
yes
yes
yes
相關(guān)PDF資料
PDF描述
ADC1015S105HN Single 10-bit ADC 105 Msps with Input Buffer CMOS or LVDS DDR digital outputs
ADC1015S125HN Single 10-bit ADC 125 Msps with Input Buffer CMOS or LVDS DDR digital outputs
ADC1015S065
ADC1212D065HN Dual 12-bit ADC; 65 Msps;
ADC1212D065HN Dual 12-bit ADC; 65 Msps;
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADC1015S080HN,518 功能描述:模數(shù)轉(zhuǎn)換器 - ADC SNGLE 10b ADC 80MSPS WITH INPUT BUFFER RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADC1015S080HN/C1 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single 10-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps Rev. 01 - 12 April 2010 Preliminary data sheet
ADC1015S080HN/C1,5 功能描述:模數(shù)轉(zhuǎn)換器 - ADC SGL 10b ADC 80 MSPS INPUT BUFFER RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADC1015S080HN-C1 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*