- 您現在的位置：買賣IC網 > PDF目錄382830 > ADC1004S030TS (NXP Semiconductors N.V.) Single 10 bits ADC up to 30 Msps PDF資料下載
參數資料
| 型號： | ADC1004S030TS |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設及接口 |
| 英文描述： | Single 10 bits ADC up to 30 Msps |
| 封裝： | ADC1004S030TS/C1<SOT341-1 (SSOP28)|<<http://www.nxp.com/packages/SOT341-1.html<1<Always Pb-free,;ADC1004S030TS/C1<SOT341-1 (SSOP28)|<<http://www.nxp.com/packages/SOT341-1 |
| 文件頁數： | 9/19頁 |
| 文件大小： | 132K |
| 代理商： | ADC1004S030TS |
ADC1004S030_040_050_3
NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 03 — 7 August 2008
9 of 19
NXP Semiconductors
ADC1004S030/040/050
Single 10 bits ADC, up to 30 MHz, 40 MHz or 50 MHz
[1]
In addition to a good layout of the digital and analog ground, it is recommended that the rise and fall times of the clock must not be less
than 0.5 ns.
[2]
Analog input voltages producing code 0 up to and including code 1023:
a) V
offset
BOTTOM is the difference between the analog input which produces data equal to 00 and the reference voltage on pin RB
(V
RB
) at T
amb
= 25
°
C.
b) V
offset
TOP is the difference between the reference voltage on pin RT (V
RT
) and the analog input which produces data outputs equal
to code 1023 at T
amb
= 25
°
C
.
In order to ensure the optimum linearity performance of such converter architecture the lower and upper extremities of the converter
reference resistor ladder (corresponding to output codes 0 and 1023 respectively) are connected to pins RB and RT via offset resistors
R
OB
and R
OT
as shown in
Figure 3
.
V
V
–
OB
L
OT
[3]
a) The current flowing into the resistor ladder is
and the full-scale input range at the converter, to cover code 0
to 1023 is
b) Since R
L
, R
OB
and R
OT
have similar behavior with respect to process and temperature variation, the ratio
will be kept reasonably constant from device to device. Consequently, the variation of the output codes at a given input voltage
depends mainly on the difference V
RT
V
RB
and its variation with temperature and supply voltage. When several ADCs are
connected in parallel and fed with the same reference source, the matching between each of them is optimized.
[4]
[5]
The analog bandwidth is defined as the maximum input sine wave frequency which can be applied to the device. No glitches greater
than 2 LSB, neither any significant attenuation are observed in the reconstructed signal.
[6]
The analog input settling time is the minimum time required for the input signal to be stabilized after a sharp full-scale input (square
wave signal) in order to sample the signal and obtain correct output data.
Differential phase
[9]
dif
differential phase
f
clk
= 40 MHz;
PAL-modulated ramp
-
0.4
-
deg
Timing (f
clk
= 40 MHz; C
L
= 15 pF); see
Figure 4
[10]
t
d(s)
sampling delay time
t
h(o)
output hold time
t
d(o)
output delay time
-
4
-
-
-
3
-
10
12
-
-
-
13
15
15
ns
ns
ns
ns
pF
V
CCO
= 4.75 V
V
CCO
= 3.15 V
C
L
3-state output delay times; see
Figure 5
t
dZH
float to active HIGH delay
time
t
dZL
float to active LOW delay
time
t
dHZ
active HIGH to float delay
time
t
dLZ
active LOW to float delay
time
load capacitance
-
5.5
8.5
ns
-
12
15
ns
-
19
24
ns
-
12
15
ns
Table 6.
V
CCA
= V3 to V4 = 4.75 V to 5.25 V; V
CCD
= V11 to V12 and V28 to V27 = 4.75 V to 5.25 V;
V
CCO
= V13 to V14 = 3.0 V to 5.25 V; AGND and DGND shorted together; T
amb
= 0
°
C to +70
°
C; typical values measured at
V
CCA
= V
CCD
= 5 V and V
CCO
= 3.3 V; C
L
= 15 pF and T
amb
= 25
°
C; unless otherwise specified.
Symbol
Parameter
Conditions
Characteristics
…continued
Min
Typ
Max
Unit
I
----------------------------------------
=
V
I
R
L
I
L
×
R
R
L
R
OB
R
OT
+
+
----------------------------------------
V
RT
V
RB
+
(
)
×
0.852
V
RT
V
RB
–
(
)
×
=
=
=
R
L
OB
OT
----------------------------------------
E
G
V
--------------------------------------------------------
V
–
V
i p
(
p
–
)
p
–
(
)
100
×
=
相關PDF資料 |
PDF描述 |
|---|---|
| ADC1004S030TS | Single 10 bits ADC up to 30 Msps |
| ADC1004S040TS | Single 10 bits ADC up to 40 Msps |
| ADC1004S050TS | Single 10 bits ADC up to 50 Msps |
| ADC1004S030 | |
| ADC1006S055H | Single 10 bits ADC up to 55 Msps |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADC1004S030TS/C1,1 | 功能描述:模數轉換器 - ADC SGL 10BIT ADC 30MSPS RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1004S030TS/C1,118 | 制造商:NXP Semiconductors 功能描述: |
| ADC1004S030TS/C1’1 | 功能描述:模數轉換器 - ADC ADC Single 30MSPS 10Bit Parallel 28Pin RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1004S030TS/C1'1 | 功能描述:10 Bit Analog to Digital Converter 1 Input 1 Sigma-Delta 28-SSOP 制造商:nxp semiconductors 系列:- 包裝:管件 零件狀態(tài):有效 位數:10 采樣率（每秒）:30m 輸入數:1 輸入類型:單端 數據接口:并聯(lián) 配置:ADC 無線電 - S/H:ADC:0：1 A/D 轉換器數:1 架構:三角積分 參考類型:外部 電壓 - 電源，模擬:5V 電壓 - 電源，數字:5V 特性:- 工作溫度:-40°C ~ 85°C 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商器件封裝:28-SSOP 標準包裝:47 |
發(fā)布緊急采購，3分鐘左右您將得到回復。