參數(shù)資料
型號(hào)： ADAV801ASTZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 37/60頁(yè)
文件大?。?/td> 0K
描述： IC CODEC AUDIO R-DVD 3.3V 64LQFP
標(biāo)準(zhǔn)包裝： 1
類(lèi)型： 音頻編解碼器
數(shù)據(jù)接口： 串行
分辨率（位）： 24 b
ADC / DAC 數(shù)量： 2 / 2
三角積分調(diào)變： 無(wú)
動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db)： 102 / 101
電壓 - 電源，模擬： 3 V ~ 3.6 V
電壓 - 電源，數(shù)字： 3 V ~ 3.6 V
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 64-LQFP
供應(yīng)商設(shè)備封裝： 64-LQFP（10x10）
包裝： 托盤(pán)
配用： EVAL-ADAV801EBZ-ND - BOARD EVALUATION FOR ADAV801
ADAV801
Rev. A | Page 42 of 60
Interrupt Status—Address 0011100 (0x1C)
Table 69. Interrupt Status Register Bit Map
7
6
5
4
3
2
1
0
SRCError
TxCSTINT
TxUBINT
TxCSBINT
RxCSDIFF
RxUBINT
RxCSBINT
RxERROR
Table 70. Interrupt Status Register Bit Descriptions
Bit Name
Description
SRCError
This bit is set if one of the sample rate converter interrupts is asserted, and the host should immediately read the sample
rate converter error register. This bit remains high until the interrupt status register is read.
TxCSTINT
This bit is set if a write to the transmitter channel status buffer was made while transmitter channel status bits were being
copied from the transmitter CS buffer to the S/PDIF transmit buffer.
TxUBINT
This bit is set if the S/PDIF transmit buffer is empty. This bit remains high until the interrupt status register is read.
TxCSBINT
This bit is set if the transmitter channel status bit buffer has transmitted its block of channel status. This bit remains high
until the interrupt status register is read.
RxCSDIFF
This bit is set if the receiver Channel Status A block is different from the receiver Channel Status B clock. This bit remains
high until read, but does not generate an interrupt.
RxUBINT
This bit is set if the receiver user bit buffer has a new block or message. This bit remains high until the interrupt status
register is read.
RxCSBINT
This bit is set if a new block of channel status is read when RxBCONF3 = 0, or if the channel status has changed when
RxBCONF3 = 1. This bit remains high until the interrupt status register is read.
RxERROR
This bit is set if one of the AES3/S/PDIF receiver interrupts is asserted, and the host should immediately read the receiver
error register. This bit remains high until the interrupt status register is read.
Interrupt Status Mask—Address 0011101 (0x1D)
Table 71. Interrupt Status Mask Register Bit Map
7
6
5
4
3
2
1
0
SRCError Mask
TxCSTINT Mask
TxUBINT Mask
TxCSBINT Mask
Reserved
RxUBINT Mask
RxCSBINT Mask
RxError Mask
Table 72. Interrupt Status Mask Register Bit Descriptions
Bit Name
Description
SRCError Mask
Masks the SRCError bit from generating an interrupt.
0 = SRCError bit does not generate an interrupt.
1 = SRCError bit generates an interrupt.
TxCSTINT Mask
Masks the TxCSTINT bit from generating an interrupt.
0 = TxCSTINT bit does not generate an interrupt.
1 = TxCSTINT bit generates an interrupt.
TxUBINT Mask
Masks the TxUBINT bit from generating an interrupt.
0 = TxUBINT bit does not generate an interrupt.
1 = TxUBINT bit generates an interrupt.
TxCSBINT Mask
Masks the TxCSBINT bit from generating an interrupt.
0 = TxCSBINT bit does not generate an interrupt.
1 = TxCSBINT bit generates an interrupt.
RxUBINT Mask
Masks the RxUBINT bit from generating an interrupt.
0 = RxUBINT bit does not generate an interrupt.
1 = RxUBINT bit generates an interrupt.
RxCSBINT Mask
Masks the RxCSBINT bit from generating an interrupt.
0 = RxCSBINT bit does not generate an interrupt.
1 = RxCSBINT bit generates an interrupt.
RxError Mask
Masks the RxError bit from generating an interrupt.
0 = RxError bit does not generate an interrupt.
1 = RxError bit generates an interrupt.
相關(guān)PDF資料
PDF描述
MCIMX27LVOP4AR2 IC LOW END I.MX27 404-MAPBGA
AD1938YSTZ IC CODEC 24BIT 4ADC/8DAC 48LQFP
MC56F8335MFGE IC DIGITAL SIGNAL CTLR 128-LQFP
MC9S12XHZ512CAG IC MCU 16BIT 512 FLASH 144-LQFP
MC9S12C96MPBE IC MCU 96K FLASH 4K RAM 52-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAV801ASTZ-REEL 功能描述:IC CODEC AUDIO R-DVD 3.3V 64LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類(lèi)型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR)
ADAV802AST 制造商:Analog Devices 功能描述:AUDIO CODEC FOR RECORDABLE DVD - Bulk
ADAV802ASTZ 制造商:Analog Devices 功能描述:
ADAV803 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Audio Codec for Recordable DVD
ADAV803AST 制造商:Analog Devices 功能描述:AUDIO CODEC FOR RECORDABLE DVD - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*