參數(shù)資料
型號(hào)： ADAV801ASTZ-REEL
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 30/60頁(yè)
文件大?。?/td> 0K
描述： IC CODEC AUDIO R-DVD 3.3V 64LQFP
標(biāo)準(zhǔn)包裝： 1,500
類型： 音頻編解碼器
數(shù)據(jù)接口： 串行
分辨率（位）： 24 b
ADC / DAC 數(shù)量： 2 / 2
三角積分調(diào)變： 無(wú)
動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db)： 102 / 101
電壓 - 電源，模擬： 3 V ~ 3.6 V
電壓 - 電源，數(shù)字： 3 V ~ 3.6 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 64-LQFP
供應(yīng)商設(shè)備封裝： 64-LQFP（10x10）
包裝： 帶卷 (TR)
配用： EVAL-ADAV801EBZ-ND - BOARD EVALUATION FOR ADAV801
ADAV801
Rev. A | Page 36 of 60
Receiver Buffer Configuration—Address 0001011 (0x0B)
Table 35. Receiver Buffer Configuration Register Bit Map
7
6
5
4
3
2
1
0
Reserved
RxBCONF5
RxBCONF4
RxBCONF3
RxBCONF2
RxBCONF1
RxBCONF0
Table 36. Receiver Buffer Configuration Register Bit Descriptions
Bit Name
Description
RxBCONF5
If the user bits are formatted according to the IEC60958-3 standard and the DAT category is detected, the user bit
interrupt is enabled only when there is a change in the start (ID) bit.
0 = User bit interrupt is enabled in normal mode.
1 = If the DAT category is detected, the user bit interrupt is enabled only if there is a change in the start (ID) bit.
RxBCONF4
This bit determines whether Channel A and Channel B user bits are stored in the buffer together or separated
between A and B.
0 = User bits are stored together.
1 = User bits are stored separately.
RxBCONF3
Defines the function of RxCSBINT.
0 = RxCSBINT are set when a new block of receiver channel status is read, which is 192 audio frames.
1 = RxCSBINT is set only if the first five bytes of the receiver channel status block changes from the previous
channel status block.
RxBCONF[2:1]
Defines the user bit buffer.
00 = User bits are ignored.
01 = Updates the second user bit buffer when the first user bit buffer is full.
10 = Formats the received user bits according to Byte 1, Bit 4 to Bit 7, of the channel status, if the PRO bit is set. If
the PRO bit is not set, formats the user bits according to the IEC60958-3 standard.
11 = Reserved.
RxBCONF0
Defines the user bit buffer size, if RxBCONF[2:1] = 01.
0 = 384 bits with Preamble Z as the start of the buffer.
1 = 768 bits with Preamble Z as the start of the buffer.
Transmitter Control—Address 0001100 (0x0C)
Table 37. Transmitter Control Register Bit Map
7
6
5
4
3
2
1
0
Reserved
TxVALIDITY
TxRATIO2
TxRATIO1
TxRATIO0
TxCLKSEL1
TxCLKSEL0
TxENABLE
Table 38. Transmitter Control Register Bit Descriptions
Bit Name
Description
TxVALIDITY
This bit is used to set or clear the VALIDITY bit in the AES3/S/PDIF transmit stream.
0 = Audio is suitable for digital-to-analog conversion.
1 = Audio is not suitable for digital-to-analog conversion.
TxRATIO[2:0]
Determines the AES3/S/PDIF transmitter to AES3/S/PDIF receiver ratio.
000 = Transmitter to receiver ratio is 1:1.
001 = Transmitter to receiver ratio is 1:2.
010 = Transmitter to receiver ratio is 1:4.
101 = Transmitter to receiver ratio is 2:1.
110 = Transmitter to receiver ratio is 4:1.
TxCLKSEL[1:0]
Selects the clock source for the AES3/S/PDIF transmitter.
00 = Internal Clock 1 is the clock source for the transmitter.
01 = Internal Clock 2 is the clock source for the transmitter.
10 = Recovered PLL clock is the clock source for the transmitter.
11 = Reserved.
TxENABLE
Enables the AES3/S/PDIF transmitter.
0 = AES3/S/PDIF transmitter is disabled.
1 = AES3/S/PDIF transmitter is enabled.
相關(guān)PDF資料
PDF描述
ADAV803ASTZ IC CODEC AUDIO R-DVD 3.3V 64LQFP
ADDAC80-CBI-V IC DAC 12BIT LOW COST 24-CDIP
ADG1201BRJZ-R2 IC SWITCH SPST NO SOT23
ADG1204YRUZ-REEL7 IC MULTIPLEXER 4X1 14TSSOP
ADG1207YRUZ-REEL7 IC MULTIPLEXER DUAL 8X1 28TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAV802AST 制造商:Analog Devices 功能描述:AUDIO CODEC FOR RECORDABLE DVD - Bulk
ADAV802ASTZ 制造商:Analog Devices 功能描述:
ADAV803 制造商:AD 制造商全稱:Analog Devices 功能描述:Audio Codec for Recordable DVD
ADAV803AST 制造商:Analog Devices 功能描述:AUDIO CODEC FOR RECORDABLE DVD - Bulk
ADAV803ASTZ 功能描述:IC CODEC AUDIO R-DVD 3.3V 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*