參數(shù)資料
型號(hào): ADAV4622BSTZ
廠商: Analog Devices Inc
文件頁數(shù): 14/28頁
文件大小: 0K
描述: IC AUD PRO ATV/SIF DECODE 80LQFP
標(biāo)準(zhǔn)包裝: 1
系列: SigmaDSP®
類型: 解調(diào)器
應(yīng)用: 家用音頻
安裝類型: 表面貼裝
封裝/外殼: 80-LQFP
供應(yīng)商設(shè)備封裝: 80-LQFP(14x14)
包裝: 托盤
配用: EVAL-ADAV4622EBZ-ND - BOARD EVAL ADAV4622
ADAV4622
Rev. B | Page 21 of 2
8
FUNCTIONAL DESCRIPTIONS
SIF PROCESSOR
Supported SIF Standards
The ADAV4622 supports all worldwide standards, as shown in
Table 6. ADAV4622 Worldwide SIF Standards
System
Sound
SC1 (MHz)
SC2 (MHz)
M
BTSC
4.5
N
BTSC
4.5
M
EIAJ
4.5
M
A2
4.5
4.724
BG
A2
5.5
5.742
BG
NICAM
5.5
5.85
I
Mono
6.0
I
NICAM
6.0
6.552
DK1
A2
6.5
6.258
DK2
A2
6.5
6.742
DK3
A2
6.5
5.742
DK
NICAM
6.5
5.85
L
Mono
6.5
L
NICAM
6.5
5.85
SIF Demodulation
Figure 22 shows a block diagram of the SIF demodulation
block. The selected SIF input signal is digitized by an ADC with
a sample rate of 24.576 MHz. An AGC is included to ensure
that for even low level signals, the full range of the ADC is used.
The digitized input is passed to the SIF demodulator for
demodulating. The outputs of the demodulator are then passed
to the internal audio processor. Internally, the audio processor
runs at a 48 kHz sampling frequency. When NICAM is selected,
an internal SRC upsamples the 32 kHz NICAM signal to the
audio processor rate of 48 kHz.
SIF Processor Configuration
The ADAV4622 supports automatic standard detection, which
is enabled by default. The ASD controller configures the SIF
processor with the optimum register settings based on the
detected standard. If the user prefers to operate in manual mode,
or if the user prefers to use an external ASD loop, all of the ASD
status registers are available.
MASTER CLOCK OSCILLATOR
Internally, the ADAV4622 operates synchronously to the master
MCLKI input. All internal system clocks are generated from
this single clock input using an internal PLL. This MCLKI input
can also be generated by an external crystal oscillator connected
to the MCLKI/XIN pin or by using a simple crystal resonator
connected across MCLKI/XIN and XOUT. By default, the
master clock frequency is 24.576 MHz; however, by using the
internal dividers, an MCLKI of 12.288 MHz, 6.144 MHz, and
3.072 MHz are also supported.
OSC
DIVIDER
REGISTER
DIVIDER WORD
[÷8, ÷4, ÷2, ÷1]
3.072MHz
PLL
REFERENCE
CLOCK
MASTER CLOCK FREQUENCY
[24.576MHz, 12.288MHz,
6.144MHz, 3.072MHz]
I2C
EXTERNAL CLOCK/
CRYSTAL
0706
8-
018
Figure 21. Master Clock
SIF_IN2
SIF_IN1
SIF INPUT
4.5MHz ~ 6.742MHz
MU
X
AGC
ADC
24.576MHz
FM/DQPSK/AM
DEMOD
SC1
SC2
A
B
SIF
PARAMETERS
ASD
07
06
8-
0
20
Figure 22. SIF Demodulation
相關(guān)PDF資料
PDF描述
ADCLK846BCPZ-REEL7 IC CLK BUFFER 1:6 1.2GHZ 24LFCSP
ADCLK854BCPZ IC CLOCK BUFFER MUX 2:12 48LFCSP
ADCLK907BCPZ-WP IC CLK/DATA BUFF DVR 1:1 16LFCSP
ADCLK914BCPZ-WP IC CLK/DATA BUFF DVR 1:1 16LFCSP
ADCLK944BCPZ-R7 IC CLOCK BUFFER 1:4 7GHZ 16LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAV4-KIT-1 制造商:Wiebetech 功能描述:Combo Dock Kit #1 for Weibetech Ultradock Series
ADAV801 制造商:AD 制造商全稱:Analog Devices 功能描述:Audio Codec for Recordable DVD
ADAV801AST 制造商:Analog Devices 功能描述:AUDIO CODEC FOR RECORDABLE DVD - Bulk
ADAV801ASTZ 功能描述:IC CODEC AUDIO R-DVD 3.3V 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)
ADAV801ASTZ-REEL 功能描述:IC CODEC AUDIO R-DVD 3.3V 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)