參數(shù)資料
型號(hào)： ADAU1401YSTZ-RL
廠商： ANALOG DEVICES INC
元件分類： 消費(fèi)家電
英文描述： SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
中文描述： SPECIALTY CONSUMER CIRCUIT, PQFP48
封裝： ROHS COMPLIANT, PLASTIC, MS-026BBC, LQFP-48
文件頁數(shù)： 39/52頁
文件大小： 785K
代理商： ADAU1401YSTZ-RL
ADAU1401
2078 (0x081E)—SERIAL OUTPUT CONTROL REGISTER
Rev. 0 | Page 39 of 52
Table 49.
D15
0
D14
0
D13
OLRP
D12
OBP
D11
M/S
D10
OBF1
D9
OBF0
D8
OLF1
D7
OLF0
D6
FST
D5
TDM
D4
MSB2
D3
MSB1
D2
MSB0
D1
OWL1
D0
OWL0
Default
0x0000
Table 50.
Bit Name
OLRP
OUTPUT_LRCLK Polarity
Description
When this bit is set to 0, the left-channel data is clocked when OUTPUT_LRCLK is low and the right-channel
data is clocked when OUTPUT_LRCLK is high. When this bit is set to 1, the right-channel data is clocked when
OUTPUT_LRCLK is low and the left-channel data is clocked when OUTPUT_LRCLK is high.
This bit controls on which edge of the bit clock the output data is clocked. Data changes on the falling edge
of OUTPUT_BCLK when this bit is set to 0 and on the rising edge when this bit is set to 1.
This bit sets whether the output port is a clock master or slave. The default setting is slave; on power-up, the
OUTPUT_BCLK and OUTPUT_LRCLK pins are set as inputs until this bit is set to 1, at which time they become
clock outputs.
When the output port is being used as a clock master, these bits set the frequency of the output bit clock,
which is divided down from an internal 1024 × f
S
clock (49.152 MHz for a f
S
of 48 kHz).
OBF [1:0]
Setting
00
Internal clock/16
01
Internal clock/8
10
Internal clock/4
11
Internal clock/2
When the output port is used as a clock master, these bits set the frequency of the output word clock on the
OUTPUT_LRCLK pins, which is divided down from an internal 1024 × f
S
clock (49.152 MHz for a f
S
of 48 kHz).
OLF [1:0]
Setting
00
Internal clock/1024
01
Internal clock/512
10
Internal clock/256
11
Reserved
This bit sets the type of signal on the OUTPUT_LRCLK pins. When this bit is set to 0, the signal is a word clock
with a 50% duty cycle; when this bit is set to 1, the signal is a pulse with a duration of one bit clock at the
beginning of the data frame.
Setting this bit to 1 changes the output port from four serial stereo outputs to a single 8-channel TDM output
stream on the SDATA_OUT0 pin (MP6).
These three bits set the position of the MSB of data with respect to the LRCLK edge. The data output of the
ADAU1401 is always MSB first.
MSB [2:0]
Setting
000
Delay by 1
001
Delay by 0
010
Delay by 8
011
Delay by 12
100
Delay by 16
101
Reserved
111
Reserved
These bits set the word length of the output data-word. All bits following the LSB are set to 0.
OWL [1:0]
Setting
00
24 bits
01
20 bits
10
16 bits
11
Reserved
OBP
OUTPUT_BCLK Polarity
M/S
Master/Slave
OBF [1:0]
OUTPUT_BCLK Frequency
(Master Mode Only)
OLF [1:0]
OUTPUT_LRCLK Frequency
(Master Mode Only)
FST
Frame Sync Type
TDM
TDM Enable
MSB [2:0]
MSB Position
OWL [1:0]
Output Word Length
相關(guān)PDF資料
PDF描述
ADAU1513 Class-D Audio Power Stage
ADAU1513ACPZ Class-D Audio Power Stage
ADAU1513ACPZ-RL Class-D Audio Power Stage
ADAU1513ACPZ-RL7 Class-D Audio Power Stage
ADAU1513ASVZ Class-D Audio Power Stage
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAU1421YSTZ 制造商:Analog Devices 功能描述:
ADAU1421YSTZ-REEL 制造商:Analog Devices 功能描述:
ADAU1442 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP Digital Audio Processor
ADAU1442YSVZ-3A 功能描述:IC SIGMADSP 28B 175MHZ 100TQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6
ADAU1442YSVZ-3A-RL 功能描述:IC SIGMADSP 28B 175MHZ 100TQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*