tCH <" />
參數(shù)資料
型號(hào): ADATE302-02BBCZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 33/58頁(yè)
文件大?。?/td> 0K
描述: IC DCL ATE 500MHZ DUAL 84CSPBGA
標(biāo)準(zhǔn)包裝: 1
類型: DCL
應(yīng)用: 自動(dòng)測(cè)試設(shè)備
安裝類型: 表面貼裝
封裝/外殼: 84-TFBGA,CSPBGA
供應(yīng)商設(shè)備封裝: 84-CSPBGA(9x9)
包裝: 托盤
ADATE302-02
Rev. A | Page 39 of 58
SERIAL PERIPHERAL INTERFACE DETAILS
07
27
8-
0
03
SCLK
CS
SDIN
tCH
tCL
tCSSA
tCSHA
tCSHD
tCSSD
tDH
tDS
tCSW
SDOUT
DO_2LAST
DO_12LAST
DO_13LAST
DO_14LAST
DO_15LAST
DO_1LAST
DO_0LAST
tDO
DATA[14]
DATA[15]
CH[1]
R/W
ADDR[1]
ADDR[0]
Figure 76. SPI Timing Diagram
Table 18. Serial Peripheral Interface Timing Requirements
Symbol
Parameter
Min
Max
Unit
tCH
SCLK minimum high
9.0
ns
tCL
SCLK minimum low
9.0
ns
tCSHA
CS assert hold
3.0
ns
tCSSA
CS assert setup
3.0
ns
tCSHD
CS deassert hold
3.0
ns
tCSSD
CS deassert setup
3.0
ns
tDH
SDIN hold
3.0
ns
tDS
SDIN setup
3.0
ns
tDO
SDOUT Data Out
15.0
ns
tCSW
CS minimum between assertions1
2
SCLK cycles
CS minimum directly after a read request
3
SCLK cycles
tCSTP
Minimum delay after CS is deasserted before SCLK can be
stopped (not shown in
); this allows any internal
operations to complete
16
SCLK cycles
1 Extra cycle is needed after read request to prime read data into SPI shift register.
相關(guān)PDF資料
PDF描述
ADATE304BBCZ IC DCL ATE 200MHZ DUAL 84CSPBGA
ADATE305BSVZ IC DCL ATE 250MHZ DUAL 100TQFP
ADAU1328BSTZ IC CODEC 24BIT 2ADC/8DAC 48LQFP
ADAU1361BCPZ-R7 IC CODEC 24B PLL 32LFCSP
ADAU1373BCBZ-RL IC CODEC LP CLASS G HP 81WLCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADATE302-02BSVZ 功能描述:IC DCL ATE 500MHZ DUAL 100TQFP RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
ADATE302BBCZ-02 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
ADATE302BSVZ 制造商:Analog Devices 功能描述:
ADATE303BBCZ 制造商:Analog Devices 功能描述:
ADATE304 制造商:AD 制造商全稱:Analog Devices 功能描述:200 MHz Dual Integrated DCL with Level Setting DACs, Per Pin PMU, and Per Chip VHH