- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5750 > ADA4932-2YCPZ-RL (Analog Devices Inc)IC AMP DIFF DUAL LP 80MA 24LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADA4932-2YCPZ-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/29頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC AMP DIFF DUAL LP 80MA 24LFCSP |
| 標(biāo)準(zhǔn)包裝： | 5,000 |
| 放大器類型： | 差分 |
| 電路數(shù)： | 2 |
| 輸出類型： | 差分 |
| 轉(zhuǎn)換速率： | 2800 V/µs |
| -3db帶寬： | 560MHz |
| 電流 - 輸入偏壓： | 2.5µA |
| 電壓 - 輸入偏移： | 500µV |
| 電流 - 電源： | 9.6mA |
| 電流 - 輸出 / 通道： | 80mA |
| 電壓 - 電源，單路/雙路(±)： | 3 V ~ 11 V，±1.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 24-LFCSP-VQ（4x4） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
Data Sheet
ADA4932-1/ADA4932-2
Similar to the case of a conventional op amp, the output noise
voltage densities can be estimated by multiplying the input-
referred terms at +IN and IN by the appropriate output factor,
where:
(
)
2
1
N
β
G
+
=
2
is the circuit noise gain.
G1
F1
G1
1
R
β
+
=
and
G2
F2
G2
2
R
β
+
=
are the feedback factors.
When the feedback factors are matched, RF1/RG1 = RF2/RG2, β1 =
β2 = β, and the noise gain becomes
G
F
N
R
β
G
+
=
1
Note that the output noise from VOCM goes to zero in this case.
The total differential output noise density, vnOD, is the root-sum-
square of the individual output noise terms.
∑
=
8
1
i
2
nOi
nOD
v
Table 12 and Table 13 list several common gain settings,
associated resistor values, input impedance, and output noise
density for both balanced and unbalanced input configurations.
IMPACT OF MISMATCHES IN THE FEEDBACK
NETWORKS
As previously mentioned, even if the external feedback networks
(RF/RG) are mismatched, the internal common-mode feedback
loop still forces the outputs to remain balanced. The amplitudes
of the signals at each output remain equal and 180° out of phase.
The input-to-output differential mode gain varies proportionately
to the feedback mismatch, but the output balance is unaffected.
The gain from the VOCM pin to VOUT,dm is equal to
2(β1 β2)/(β1 + β2)
When β1 = β2, this term goes to zero and there is no differential
output voltage due to the voltage on the VOCM input (including
noise). The extreme case occurs when one loop is open and the
other has 100% feedback; in this case, the gain from VOCM input
to VOUT,dm is either +2 or 2, depending on which loop is closed.
The feedback loops are nominally matched to within 1% in
most applications, and the output noise and offsets due to the
VOCM input are negligible. If the loops are intentionally mismatched
by a large amount, it is necessary to include the gain term from
VOCM to VOUT,dm and account for the extra noise. For example, if
β1 = 0.5 and β2 = 0.25, the gain from VOCM to VOUT,dm is 0.67. If
the VOCM pin is set to 2.5 V, a differential offset voltage is present at
the output of (2.5 V)(0.67) = 1.67 V. The differential output noise
contribution is (9.6 nV/√Hz)(0.67) = 6.4 nV/√Hz. Both of these
results are undesirable in most applications; therefore, it is best
to use nominally matched feedback factors.
Mismatched feedback networks also result in a degradation of
the ability of the circuit to reject input common-mode signals,
much the same as for a four-resistor difference amplifier made
from a conventional op amp.
As a practical summarization of the above issues, resistors of 1%
tolerance produce a worst-case input CMRR of approximately
40 dB, a worst-case differential-mode output offset of 25 mV
due to a 2.5 V VOCM input, negligible VOCM noise contribution,
and no significant degradation in output balance error.
CALCULATING THE INPUT IMPEDANCE FOR AN
APPLICATION CIRCUIT
The effective input impedance of a circuit depends on whether
the amplifier is being driven by a single-ended or differential
signal source. For balanced differential input signals, as shown
(+DIN and DIN) is RIN,dm = RG + RG = 2 × RG.
+VS
–VS
+IN
–IN
RF
+DIN
–DIN
VOCM
RG
VOUT, dm
07752-
048
ADA4932-x
Figure 57. ADA4932-x Configured for Balanced (Differential) Inputs
For an unbalanced, single-ended input signal (see Figure 58),
the input impedance is
(
)
+
×
=
F
G
F
G
se
IN
R
2
1
,
ADA4932-x
RL VOUT, dm
+VS
–VS
RG
RF
VOCM
RIN, se
07752-
049
Figure 58. ADA4932-x with Unbalanced (Single-Ended) Input
The input impedance of the circuit is effectively higher than it is
for a conventional op amp connected as an inverter because a
fraction of the differential output voltage appears at the inputs
as a common-mode signal, partially bootstrapping the voltage
across the input resistor, RG. The common-mode voltage at the
amplifier input terminals can be easily determined by noting that
the voltage at the inverting input is equal to the noninverting
output voltage divided down by the voltage divider that is formed
by RF and RG in the lower loop. This voltage is present at both
input terminals due to negative voltage feedback and is in phase
Rev. C | Page 21 of 28
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 3-330854-0 | TERMI-POINT CLIP |
| ADA4932-2YCPZ-R7 | IC AMP DIFF DUAL LP 80MA 24LFCSP |
| OP293ESZ-REEL7 | IC OPAMP GP 35KHZ DUAL 8SOIC |
| OP293ESZ-REEL | IC OPAMP GP 35KHZ DUAL 8SOIC |
| VS600A-B | GAS TRIGGER TUBE 600V AXIAL T&R |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADA4932-2YCPZ-RL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power Differential ADC Driver |
| ADA4932-X | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultralow Power, Low Distortion |
| ADA4937-1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultralow Distortion, Differential ADC Driver |
| ADA4937-1_07 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultralow Distortion, Differential ADC Driver |
| ADA4937-1YCP-EBZ | 功能描述:BOARD EVAL FOR ADA4937-1YCP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 運(yùn)算放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。