參數(shù)資料
型號(hào): AD9937KCPRL
廠商: ANALOG DEVICES INC
元件分類: 消費(fèi)家電
英文描述: TVPS00RF-25-35PB W/ PC CONTACT
中文描述: SPECIALTY CONSUMER CIRCUIT, QCC56
封裝: MO-220-VLLD-2, LFCSP-56
文件頁數(shù): 5/44頁
文件大?。?/td> 410K
代理商: AD9937KCPRL
AD9937
–5–
REV. 0
TIMING SPECIFICATIONS
(C
L
= 20 pF, AVDD = DVDD = DRVDD = 3 V, f
CLI
= 12 MHz, unless otherwise noted.)
Parameter
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although the
AD9937 features proprietary ESD protection circuitry, permanent damage may occur on devices
subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended
to avoid performance degradation or loss of functionality.
ABSOLUTE MAXIMUM RATINGS
With
Respect
To
Parameter
Min
Max
Unit
AVDD
TCVDD
HVDD
RSVDD
DVDD
DRVDD
RS Output
H1(A
D), H2(A, B)Output HVSS
Digital Outputs
Digital Inputs
SCK, SLD, SDA
VRT, VRB
CCDIN
Junction Temperature
Lead Temperature, 10 sec
AVSS
TCVSS
HVSS
RSVSS
DVSS
DRVSS
RSVSS
0.3
0.3
0.3
0.3
0.3
0.3
0.3
0.3
0.3
0.3
0.3
0.3
0.3
+3.9
+3.9
+3.9
+3.9
+3.9
+3.9
RSVDD + 0.3 V
HVDD + 0.3
DVDD + 0.3
DVDD + 0.3
DVDD + 0.3
AVDD + 0.3
AVDD + 0.3
150
350
V
V
V
V
V
V
V
V
V
V
V
V
°
C
°
C
DVSS
DVSS
DVSS
AVSS
AVSS
ORDERING GUIDE
Temperature
Range
25
°
C to +85
°
C
Package
Description
Package
Option
Model
AD9937KCP
Lead Frame
Chip Scale
Package
(LFCSP)
Lead Frame
Chip Scale
Package
(LFCSP)
CP-56
AD9937KCPRL
25
°
C to +85
°
C
CP-56
Symbol
Min
Typ
Max
Unit
MASTER CLOCK, VCKM
VCKM Clock Period
VCKM High/Low Pulsewidth
Delay from VCKM Rising Edge to Internal Pixel Position 0
AFE CLAMP PULSES
1
CLPOB Pulsewidth
2
AFE SAMPLE LOCATION
1
(See Figure 13)
SHP Sample Edge to SHD Sample Edge
t
CONV
83.33
ns
ns
ns
41.67
9
t
VCKMDLY
2
20
Pixels
t
S1
33.34
41.67
ns
DATA OUTPUTS
Output Delay from VCLK Rising Edge
Pipeline Delay from SHP/SHD Sampling (See Figure 40)
t
OD
9
9
ns
Cycles
SERIAL INTERFACE
Maximum SCK Frequency
SLD to SCK Setup Time
SCK to SLD Hold Time
SDA Valid to SCK Rising Edge Setup
SCK Falling Edge to SDA Valid Hold
SCK Falling Edge to SDA Valid Read
f
SCLK
t
LS
t
LH
t
DS
t
DH
t
DV
10
10
10
10
10
10
MHz
ns
ns
ns
ns
ns
NOTES
1
Parameter is programmable.
2
Minimum CLPOB pulsewidth is for functional operation only. Wider typical pulses are recommended to achieve good clamp performance.
Specifications subject to change without notice.
PACKAGE THERMAL CHARACTERISTICS
Thermal Resistance
JA
= 24.9
°
C/W
相關(guān)PDF資料
PDF描述
AD9942 Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing⑩ Core
AD9942BBCZ Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing⑩ Core
AD9942BBCZRL Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing⑩ Core
AD9943 Label Printer Tape RoHS Compliant: NA
AD9944 Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9938BCBZ 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9938BCPZ 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9938KCP 制造商:Analog Devices 功能描述:- Bulk
AD9940BCPZ 功能描述:IC CDS TIMING DRIVE CONV 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤
AD9940BCPZRL 功能描述:IC CDS TIMING DRIVE CONV 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤