- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1894 > AD9888KSZ-170 (Analog Devices Inc)IC ANALOG INTRFC 170MSPS 128MQFP PDF資料下載
參數(shù)資料
| 型號： | AD9888KSZ-170 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 27/36頁 |
| 文件大小： | 0K |
| 描述： | IC ANALOG INTRFC 170MSPS 128MQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 應(yīng)用： | 圖形卡，VGA 接口 |
| 接口： | 2 線串口 |
| 電源電壓： | 3 V ~ 3.6 V |
| 封裝/外殼： | 128-BFQFP |
| 供應(yīng)商設(shè)備封裝： | 128-MQFP（14x20） |
| 包裝： | 托盤 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Data Sheet
AD9888
Rev. C | Page 33 of 36
SYNC SLICER
The purpose of the sync slicer is to extract the sync signal from
the green graphics channel. A sync signal is not present on all
graphics signals, only those with sync-on-green. The sync signal
is extracted from the green channel in a two-step process. First,
the SOG input is clamped to its negative peak (typically 0.3 V
below the black level). Next, the signal goes to a comparator
with a variable trigger level, nominally 0.15 V above the clamped
level. The “sliced” sync is typically a composite sync signal
containing both HSYNC and VSYNC.
SYNC SEPARATOR
A sync separator extracts the VSYNC signal from a composite sync
signal by using a low-pass filter-like or integrator-like operation.
It works on the idea that the VSYNC signal stays active for a much
longer time than the HSYNC signal. Therefore, the sync separator
rejects any signal shorter than a threshold value, which is some-
where between an HSYNC pulse width and a VSYNC pulse width.
The sync separator on the AD9888 is an 8-bit digital counter
with a 5 MHz clock. It works independently of the polarity of
the composite sync signal. Polarities are determined elsewhere
on the chip. The basic idea is that the counter counts up when
HSYNC pulses are present. Because HSYNC pulses are relatively
short in width, the counter only reaches a value of N before the
pulse ends. It then starts counting down, eventually reaching 0
before the next HSYNC pulse arrives. The specific value of N varies
among video modes, but is always less than 255. For example, with
a 1 μs width HSYNC, the counter reaches only 5 (1 μs/200 ns = 5).
When VSYNC is present on the composite sync, the counter
also counts up. However, because the VSYNC signal is much
longer, the counter reaches a higher number, M. For most video
modes, M is at least 255. Therefore, VSYNC can be detected on
the composite sync signal by detecting when the counter counts
to higher than N. The specific count that triggers detection (T)
can be programmed through the serial register (Address 0x0F).
After VSYNC is detected, there is a similar process to detect when
it becomes inactive. Upon detection, the counter first resets to 0,
and then starts counting up when VSYNC disappears. Similar to
the previous case, the sync separator detects the absence of VSYNC
when the counter reaches the threshold count (T). In this way,
the sync separator rejects noise and/or serration pulses. After
VSYNC is detected to be absent, the counter resets to 0 and begins
the cycle again.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9895KBCZRL | IC CCD SIGNAL PROC/GEN 64-CSPBGA |
| AD9910BSVZ-REEL | IC DDS 1GSPS 14BIT PAR 100TQFP |
| AD9911BCPZ-REEL7 | IC DDS 500MSPS DAC 10BIT 56LFCSP |
| AD9912ABCPZ | IC DDS 1GSPS DAC 14BIT 64LFCSP |
| AD9913BCPZ-REEL7 | IC DDS 250MSPS 10BIT ADC 32LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9888KSZ-170 | 制造商:Analog Devices 功能描述:TV / Video IC |
| AD9888KSZ-205 | 制造商:Analog Devices 功能描述:205MHZ ANALOG GRAPHICS INTERFACE 制造商:Analog Devices 功能描述:IC ANALOG INTERFACE |
| AD9888KSZ-205KL1 | 制造商:Analog Devices 功能描述:- Rail/Tube |
| AD9889 | 制造商:Analog Devices 功能描述:- Bulk |
| AD9889A | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance HDMI/DVI Transmitter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。