參數(shù)資料
型號(hào)： AD9877ABS
廠商： ANALOG DEVICES INC
元件分類(lèi)： 通信及網(wǎng)絡(luò)
英文描述： Mixed-Signal Front End Set-Top Box, Cable Modem
中文描述： SPECIALTY TELECOM CIRCUIT, PQFP100
封裝： PLASTIC, MQFP-100
文件頁(yè)數(shù)： 28/36頁(yè)
文件大?。?/td> 1094K
代理商： AD9877ABS
AD9877
The AD9877 provides true and complement current outputs.
The full-scale output current is set by the R
SET
resistor at Pin 49
and the DAC gain register. Assuming maximum DAC gain, the
value of R
SET
for a particular full-scale I
OUT
is determined using
the following equation:
Rev. B | Page 28 of 36
R
SET
= 32
V
DACRSET
/
I
OUT
= 39.4/
I
OUT
For example, if a full-scale output current of 20 mA is desired,
then R
SET
= (39.4/0.02) Ω or approximately 2 kΩ.
The following equation calculates the full-scale output current,
including the programmable DAC gain control.
I
OUT
= [39.4/
R
SET
] × 10
(7.5 + 0.5
NGAIN
)/20
where
N
GAIN
is the value of DAC fine gain control [3:0].
The full-scale output current range of the AD9877 is 4 to
20 mA. Full-scale output currents outside of this range degrade
SFDR performance. SFDR is also slightly affected by output
matching; the two outputs should be terminated equally for best
SFDR performance. The output load should be located as close
as possible to the AD9877 package to minimize stray
capacitance and inductance. The load can be a simple resistor to
ground, an op amp current-to-voltage converter, or a
transformer-coupled circuit. It is best not to attempt to directly
drive highly reactive loads (such as an LC filter). Driving an LC
filter without a transformer requires that the filter be doubly
terminated for best performance.
The filter input and output should both be resistively
terminated with the appropriate values. The parallel
combination of the two terminations will determine the load
that the AD9877 will see for signals within the filter pass band.
For example, a 50 Ω terminated input/output low-pass filter will
look like a 25 Ω load to the AD9877. The output compliance
voltage of the AD9877 is 0.5 V to +1.5 V. To avoid signal
distortion, any signal developed at the DAC output should not
exceed 1.5 V. Furthermore, the signal may extend below ground
as much as 0.5 V without damage or signal distortion.
The AD9877 true and complement outputs can be differentially
combined for common-mode rejection using a broadband 1:1
transformer. Using a grounded center tap results in signals at
the AD9877 DAC output pins that are symmetrical about
ground. As previously mentioned, by differentially combining
the two signals, the user can provide some degree of common-
mode signal rejection. A differential combiner might consist of
a transformer or an operational amplifier. The object is to
combine or amplify only the difference between two signals and
to reject any common, usually undesirable characteristic, such
as 60 Hz hum or clock feedthrough that is equally present on
both individual signals.
Connecting the AD9877 true and complement outputs to the
differential inputs of the gain programmable cable drivers
AD8321/AD8323 or AD8322/AD8327 provides an optimized
solution for the standard compliant cable modem upstream
channel. The cable driver’s gain can be programmed through a
direct 3-wire interface using the profile registers of the AD9877.
3
LOW-PASS
FILTER
Tx
AD832x
AD9877
CA
75
Ω
VARIABLE GAIN
CABLE DRIVER
AMPLIFIER
CA_EN
CA_DATA
CA_CLK
DAC
0
Figure 37. Cable Amplifier Connection
CA_EN
CA_CLK
CA_DATA
MSB
8
t
MCLK
8
t
MCLK
8
t
MCLK
4
t
MCLK
4
t
MCLK
LSB
0
Figure 38. Cable Amplifier Interface Timing
相關(guān)PDF資料
PDF描述
AD9877-EB Mixed-Signal Front End Set-Top Box, Cable Modem
AD9882KST-100 Dual Interface for Flat Panel Displays
AD9882KST-140 Dual Interface for Flat Panel Displays
AD9882 Dual Interface for Flat Panel Displays
AD9883ABST-RL140 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9877ABS-1 制造商:Analog Devices 功能描述:
AD9877ABSZ 功能描述:IC PROCESSOR FRONT END 100MQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
AD9877BS 制造商:Analog Devices 功能描述:
AD9877-EB 制造商:Analog Devices 功能描述:
AD9878 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Mixed-Signal Front End for Broadband Applications
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*