- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373969 > AD9874BST (ANALOG DEVICES INC) IF Digitizing Subsystem PDF資料下載
參數(shù)資料
| 型號： | AD9874BST |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | IF Digitizing Subsystem |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP48 |
| 封裝： | PLASTIC, MS-026BBC, LQFP-48 |
| 文件頁數(shù)： | 3/40頁 |
| 文件大?。?/td> | 744K |
| 代理商： | AD9874BST |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
REV. 0
–3–
AD9874
DIGITAL SPECIFICATIONS
(VDDI = VDDF = VDDA = VDDC = VDDL = VDDD= VDDH= 2.7 to 3.6 V, VDDQ= VDDP = 2.7 V to 5.5 V,
f
CLK
= 18 MSPS, f
IF
= 109.65 MHz, f
LO
= 107.4 MHz, f
REF
= 16.8 MHz, unless otherwse noted.)
1
Parameter
T emp
T est Level
Min
T yp
Max
Unit
DECIMAT OR
Decimation Factor
2
Pass-Band Width
Pass-Band Gain Variation
Alias Attenuation
Full
Full
Full
Full
IV
V
IV
IV
48
960
50%
f
CLK OUT
dB
dB
1.2
88
SPI-READ OPERAT ION (See Figure 1a)
PC Clock Frequency
PC Clock Period (t
CLK
)
PC Clock HI (t
HI
)
PC Clock LOW (t
LOW
)
PC to PD Setup T ime (t
DS
)
PC to PD Hold T ime (t
DH
)
PE
to PC Setup T ime (t
S
)
PC to
PE
Hold T ime (t
H
)
SPI-WRIT E OPERAT ION
3
(See Figure 1b)
PC Clock Frequency
PC Clock Period (t
CLK
)
PC Clock HI (t
HI
)
PC Clock LOW (t
LOW
)
PC to PD Setup T ime (t
DS
)
PC to PD Hold T ime (t
DH
)
PC to PD (or DOUBT ) Data Valid T ime (t
DV
)
PE
to PD Output Valid to Hi-Z (t
EZ
)
SSI
3
(see Figure 2b)
CLK OUT Frequency
CLK OUT Period (t
CLK
)
CLK OUT Duty Cycle (t
HI,
t
LOW
)
CLK OUT to FS Valid T ime (t
)
CLK OUT to DOUT Data Valid T ime (t
DV
)
CMOS LOGIC INPUT S
4
Logic “1” Voltage (V
IH
)
Logic “0” Voltage (V
IL
)
Logic “1” Current (V
IH
)
Logic “0” Current (V
IL
)
Input Capacitance
Full
Full
Full
Full
Full
Full
Full
Full
IV
IV
IV
IV
IV
IV
IV
IV
10
MHz
ns
ns
ns
ns
ns
ns
ns
100
45
45
2
2
5
5
Full
Full
Full
Full
Full
Full
Full
Full
IV
IV
IV
IV
IV
IV
IV
IV
10
MHz
ns
ns
ns
ns
ns
ns
ns
100
45
45
2
2
3
8
Full
Full
Full
Full
Full
IV
IV
IV
IV
IV
0.867
38.4
33
–1
–1
26
1153
67
1
1
MHz
ns
ns
ns
ns
50
Full
Full
Full
Full
Full
IV
IV
IV
IV
IV
VDDH–0.2
V
V
m
A
m
A
pF
0.5
10
10
3
CMOS LOGIC OUT PUT S
3,4,5
Logic “1” Voltage (V
IH
)
Logic “0” Voltage (V
IL
)
Full
Full
IV
IV
VDDH–0.2
V
V
0.2
NOT ES
1
Standard operating mode: high IIP3 setting, synthesizers in normal (not fast acquire) mode, f
CLK
= 18 MHz, decimation factor = 300, 10 pF load on SSI output pins:
VDDx = 3.0 V.
2
Programmable in steps of 48 or 60.
3
CMOS output mode with C
= 10 pF and Drive Strength = 7.
4
Absolute Max and Min input/output levels are VDDH +0.3 V and –0.3 V.
5
I
OL
= 1 mA; specification is also dependent on Drive Strength setting.
Specifications subject to change without notice.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9874EB | IF Digitizing Subsystem |
| AD9875BSTRL | Broadband Modem Mixed-Signal Front End |
| AD9875 | Broadband Modem Mixed-Signal Front End |
| AD9875-EB | Broadband Modem Mixed-Signal Front End |
| AD9875BST | Broadband Modem Mixed-Signal Front End |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9874EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Digitizing Subsystem |
| AD9874-EB | 制造商:Analog Devices 功能描述: |
| AD9874-EBZ | 功能描述:BOARD EVAL FOR AD9874 制造商:analog devices inc. 系列:- 零件狀態(tài):有效 類型:數(shù)字轉(zhuǎn)換器 頻率:10MHz ~ 300MHz 配套使用產(chǎn)品/相關(guān)產(chǎn)品:AD9874 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
| AD9875 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9875BST | 制造商:Analog Devices 功能描述:Modem Chip Single 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:10B BROADBAND MODEM MXFE CONVERTER - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。