- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373969 > AD9864BCPZRL (ANALOG DEVICES INC) IF Digitizing Subsystem PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9864BCPZRL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | IF Digitizing Subsystem |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, QCC48 |
| 封裝： | LEAD FREE, MO-220VKKD-2, LFCSP-48 |
| 文件頁數(shù)： | 41/44頁 |
| 文件大?。?/td> | 1984K |
| 代理商： | AD9864BCPZRL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁
AD9864
Rev. 0 | Page 41 of 44
VCO
LNA
MIXER
IF SAW 1I
F SAW 2
DUPLEXER PRESELECT
GAIN = –2dB
NF = 2dB
GAIN = 22dB
NF = 1dB
GAIN = –3dB
NF = 3dB
GAIN = 5dB
NF = 12dB
IF
AMP
GAIN = –9dB
NF = –9dB
GAIN = 15dB
NF = 2dB
13MHz
DSP
OR
ASIC
36dB
PAD
25
24
23
PE
PC
PD
33
SYNCB
31
FS
29
28
DOUTA
CLKOUT
35
19
20
CLKP
CLKN
LOP
LON
43
42
47
15
AD9864
MASTER
LOOP
FILTER
15
IO
25
23
24
PE
PD
PC
35
LOP
LON
43
42
IFIN
47
AD9864
SLAVE
31
FS
29
28
DOUTA
CLKOUT
33
SYNCB
19
20
CLKP
CLKN
IOUTL
38
LOOP
FILTER
C
VAR
R
D
R
F
C
P
C
Z
0.1
μ
F
L
OSC
R
BIAS
C
OSC
VDDC
IFIN
IO
ATTENUATED PATH WITH
CLIP POINT = 7.0dBm
DIRECT PATH WITH
CLIP POINT = –17dBm
FREF
FREF
0
Figure 73. Example of Split Path Rx Architecture to Increase Receiver Dynamic Range Capabilities
Hung Mixer Mode
The AD9864 can operate in hung mixer mode by tying one of
the LO’s self-biasing inputs to ground, i.e., GNDI, or the
positive supply (VDDI). In this mode, the AD9864 acts as a
narrow-band, band-pass Σ- ADC, since its mixer passes the
IFIN signal without any frequency translation. The IFIN signal
must be centered about the resonant frequency of the Σ- ADC
(i.e.,
f
CLK
/8) and the clock rate,
f
CLK
, and decimation factors must
be selected to accommodate the bandwidth of the desired input
signal. Note that the LO synthesizer can be disabled because it
is no longer required.
Since the mixer does not have any losses associated with the mix-
ing operation, the conversion gain through the LNA and mixer is
higher resulting in a nominal input clip point of –24 dBm. The
SNR performance is dependent on the VGA attenuation setting,
I/Q data resolution, and output bandwidth as shown in Figure 74.
Applications requiring the highest instantaneous dynamic range
should set the VGA for maximum attenuation. Also, several extra
decibels in SNR performance can be gained at lower signal band-
widths by using 24-bit I/Q data.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9866BCPRL | Broadband Modem Mixed Signal Front End |
| AD9866CHIPS | Broadband Modem Mixed Signal Front End |
| AD9866 | Broadband Modem Mixed Signal Front End |
| AD9866-EB | Broadband Modem Mixed Signal Front End |
| AD9866BCP | Broadband Modem Mixed Signal Front End |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9864-EB | 制造商:Analog Devices 功能描述: |
| AD9864-EBZ | 功能描述:BOARD EVAL FOR AD9864 制造商:analog devices inc. 系列:- 零件狀態(tài):有效 類型:數(shù)字轉(zhuǎn)換器 頻率:10MHz ~ 300MHz 配套使用產(chǎn)品/相關(guān)產(chǎn)品:AD9864 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
| AD9865 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9865BCP | 制造商:Analog Devices 功能描述:Mixed Signal Front End 64-Pin LFCSP EP 制造商:Analog Devices 功能描述:MIXED SGNL FRONT END 64LFCSP EP - Trays 制造商:Analog Devices 功能描述:10BIT MIXED SIGNAL CONVERTER 9865 |
| AD9865BCPRL | 制造商:Analog Devices 功能描述:Mixed Signal Front End 64-Pin LFCSP EP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。