參數(shù)資料
型號(hào): AD9859
廠商: Analog Devices, Inc.
元件分類: XO, clock
英文描述: 400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer
中文描述: 400 MSPS的10位,1.8伏的CMOS直接數(shù)字頻率合成
文件頁(yè)數(shù): 20/24頁(yè)
文件大小: 574K
代理商: AD9859
AD9859
There are two phases to a communication cycle with the
AD9859. Phase 1 is the instruction cycle, which is the writing of
an instruction byte into the AD9859, coincident with the first
eight SCLK rising edges. The instruction byte provides the
AD9859 serial port controller with information regarding the
data transfer cycle, which is Phase 2 of the communication cycle.
The Phase 1 instruction byte defines whether the upcoming data
transfer is read or write and the serial address of the register
being accessed. (Note that the serial address of the register
being accessed is NOT the same address as the bytes to be
written. See the Example Operation section for details.)
Rev. 0 | Page 20 of 24
The first eight SCLK rising edges of each communication cycle
are used to write the instruction byte into the AD9859. The
remaining SCLK edges are for Phase 2 of the communication
cycle. Phase 2 is the actual data transfer between the AD9859
and the system controller. The number of bytes transferred
during Phase 2 of the communication cycle is a function of the
register being accessed. For example, when accessing the Control
Function Register 2, which is three bytes wide, Phase 2 requires that
three bytes be transferred. If accessing the frequency tuning word,
which is four bytes wide, Phase 2 requires that four bytes be
transferred. After transferring all data bytes per the instruction,
the communication cycle is completed.
At the completion of any communication cycle, the AD9859
serial port controller expects the next eight rising SCLK edges
to be the instruction byte of the next communication cycle. All
data input to the AD9859 is registered on the rising edge of
SCLK. All data is driven out of the AD9859 on the falling edge
of SCLK. Figure 21 through Figure 24 are useful in understand-
ing the general operation of the AD9859 serial port.
0
I
6
I
5
I
4
I
3
I
2
I
1
D
5
D
4
D
3
D
2
D
1
D
0
I
0
D
7
D
6
I
7
INSTRUCTION CYCLE
SCLK
SDIO
DATA TRANSFER CYCLE
CS
Figure 21. Serial Port Write Timing—Clock Stall Low
0
I
6
I
5
I
4
I
3
I
2
I
1
I
0
DON'T CARE
I
7
INSTRUCTION CYCLE
SCLK
SDIO
DATA TRANSFER CYCLE
D
O 5
D
O 4
D
O 3
D
O 2
D
O 1
D
O 0
D
O 7
D
O 6
SDO
CS
Figure 22. 3-Wire Serial Port Read Timing—Clock Stall Low
0
I
6
I
5
I
4
I
3
I
2
I
1
D
5
D
4
D
3
D
2
D
1
D
0
I
0
D
7
D
6
I
7
INSTRUCTION CYCLE
SCLK
SDIO
DATA TRANSFER CYCLE
CS
Figure 23. Serial Port Write Timing—Clock Stall High
0
I
6
I
5
I
4
I
3
I
2
I
1
D
O 5
D
O 4
D
O 3
D
O 2
D
O 1
D
O 0
I
0
D
O 7
D
O 6
I
7
INSTRUCTION CYCLE
SCLK
SDIO
DATA TRANSFER CYCLE
CS
Figure 24. 2-Wire Serial Port Read Timing—Clock Stall High
相關(guān)PDF資料
PDF描述
AD9859YSV 400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer
AD9859YSV-REEL7 400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer
AD9862PCB Mixed-Signal Front-End (MxFE⑩) Processor for Broadband Communications
AD9860 Mixed-Signal Front-End (MxFE⑩) Processor for Broadband Communications
AD9860BST Mixed-Signal Front-End (MxFE⑩) Processor for Broadband Communications
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9859/PCB 制造商:Analog Devices 功能描述:NCO, 400MSPS 10 BIT, 1.8V CMOS DIRECT DGTL SYNTHESIZER - Bulk
AD9859/PCBZ 功能描述:BOARD EVAL FOR AD9859 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:AgileRF™ 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
AD9859/PCBZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS, 10-Bit,1.8 V CMOS Direct Digital Synthesizer
AD9859_09 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer
AD9859YSV 制造商:Analog Devices 功能描述:Direct Digital Synthesizer 400MHz 1-DAC 10-Bit Serial 48-Pin TQFP EP 制造商:Analog Devices 功能描述:DDS 10BIT DAC 400MSPS SMD 9859