- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373969 > AD9858 (Analog Devices, Inc.) 1 GSPS Direct Digital Synthesizer PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9858 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | XO, clock |
| 英文描述： | 1 GSPS Direct Digital Synthesizer |
| 中文描述： | 1 GSPS的直接數(shù)字頻率合成器 |
| 文件頁(yè)數(shù)： | 5/32頁(yè) |
| 文件大?。?/td> | 1412K |
| 代理商： | AD9858 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)
AD9858
Parameter
Rev. A | Page 5 of 32
Temp
Test
Level
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
V
IV
IV
IV
IV
Min
Typ
Max
Unit
TIMING CHARACTERISTICS
Serial Control Bus
Maximum Frequency
Minimum Clock Pulse Width Low (t
PWL
)
Minimum Clock Pulse Width High (t
PWH
)
Maximum Clock Rise/Fall Time
Minimum Data Setup Time (t
DS
)
Mimimum Data Hold Time (t
DH
)
Maximum Data Valid Time (t
DV
)
Parallel Control Bus
WR Minimum Low Time
WR Minimum High Time
WR Minimum Period
Address to WR Setup (T
ASU
)
Address to WR Setup (T
AHU
)
Data to WR Setup (T
DSU
)
Data to WR Hold (T
DHU
)
Miscellaneous Timing Specifications
REFCLK to SYNCLK
FUD to SYNCLK Setup Time
FUD to SYNCLK Hold Time
REFCLK to SYNCLK Delay
FUD Rising Edge to Frequency Change
Single Tone Mode
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
25°C
5.5
15
7
0
3
6
9
3
0
3.5
0
4
0
2.5
2.5
10
1
20
3
83
MHz
ns
ns
ms
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
sysclk
cycles
sysclk
cycles
sysclk
cycles
Linear Sweep Mode
25°C
IV
99
FUD Rising Edge to Phase Offset Change
25°C
IV
83
1
The reference clock input is configured to accept a differential or single-ended sine wave input or a 3 V CMOS-level pulse input.
2
REFCLK input is internally dc biased. AC coupling should be used.
3
Reference clock frequency is selected to ensure second harmonic is out of the bandwidth of interest.
4
PD inputs sent @ 400 MHz, with divide-by-4 enabled.
5
The charge pump current is programmable in eight discrete steps, minimum value assumes current sharing.
6
For 0.75 V < V
CP
< CPV
DD
– 0.75 V.
7
These differential inputs are internally dc biased. AC coupling should be used.
8
The charge pump supply voltage can range from 4.75 V to 5.25 V.
9
Output interface is differential open collector.
10
For 1 dB output compression; input power measured at 50 .
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9858FDPCB | 1 GSPS Direct Digital Synthesizer |
| AD9859 | 400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer |
| AD9859YSV | 400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer |
| AD9859YSV-REEL7 | 400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer |
| AD9862PCB | Mixed-Signal Front-End (MxFE⑩) Processor for Broadband Communications |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9858/FDPCB | 制造商:Analog Devices 功能描述:EVAL KIT FOR FRACTIONAL DIVIDER EVAL BD - Bulk |
| AD9858/PCBZ | 功能描述:BOARD EVAL FOR AD9858 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9858/TLPCB | 制造商:Analog Devices 功能描述:NCO/DDS, 1GSPS DIRECT DGTL SYNTHESIZER - Bulk |
| AD9858/TLPCBZ | 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk |
| AD9858BSV | 制造商:Rochester Electronics LLC 功能描述:1000 MHZ DDS/DAC - Bulk 制造商:Analog Devices 功能描述:1GHZ DDS/DAC SMD 9858 TQFP100 制造商:Analog Devices 功能描述:Frequency Synthesizer,AD9858 1GHz TQFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。